


Advance Information

This document contains information on a product under development. The parametric information contains target parameters that are subject to change.

Single-chip Video Capture for PCI

Bt848 is a complete, low cost single-chip solution for analog NTSC/PAL/SECAM video capture on the PCI bus. As a bus master, Bt848 does not require any local memory buffers to store video pixel data which significantly minimizes the hardware cost for this architecture. Bt848 takes advantage of the PCI-based system's high bandwidth and inherent multimedia capability. It is designed to be interoperable with any other PCI multimedia device at the component or board level, thus enabling video capture and overlay capability to be added to PCI systems in a modular fashion at low cost. The Bt848 solution is independent of the PCI system bus topology and may be used in a variety of system bus organizations: directly on a motherboard planar bus, on a card for a planar or secondary bus.

Functional Block Diagram



Bt848

Distinguishing Features

- Fully PCI Rev. 2.1 compliant
- Auxiliary GPIO data port and video data port
- Supports image resolutions up to 768x576 (full PAL resolution)
- Supports complex clipping of video source
- Zero wait state PCI burst writes
- Field/frame masking support to throttle bandwidth to target
- Multiple YCrCb and RGB pixel formats supported on output
- Supports NTSC/SECAM/PAL analog input
- Image size scalable down to icon using vertical & horizontal interpolation filtering
- Multiple composite and S-video inputs
- Supports different destinations for even and odd fields
- Supports different color space/scaling factors for even and odd fields
- Support for mapping of video to 225 color palette
- VBI data capture for closed captioning, teletext and intercast data decoding

Applications

- PC TV
- Intercast receiver
- Desktop video phone
- Motion video capture
- Still frame capture
- VBI data services capture

Ordering Information

Model Number	Package	Ambient Temperature Range
Bt848KPF	160-pin PQFP	0°C to +70°C

Copyright © 1996 Brooktree Corporation. All rights reserved.
Print date: February, 1996

Brooktree reserves the right to make changes to its products or specifications to improve performance, reliability, or manufacturability. Information furnished by Brooktree Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Brooktree Corporation for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by its implication or otherwise under any patent or patent rights of Brooktree Corporation.

Brooktree products are not designed or intended for use in life support appliances, devices, or systems where malfunction of a Brooktree product can reasonably be expected to result in personal injury or death. Brooktree customers using or selling Brooktree products for use in such applications do so at their own risk and agree to fully indemnify Brooktree for any damages resulting from such improper use or sale.

Brooktree is a registered trademark of Brooktree Corporation. Product names or services listed in this publication are for identification purposes only, and may be trademarks or registered trademarks of their respective companies. All other marks mentioned herein are the property of their respective holders.

Specifications are subject to change without notice.

PRINTED IN THE UNITED STATES OF AMERICA

TABLE OF CONTENTS

List of Figures	viii
List of Tables	x
Functional Description	1
Functional Overview	1
Video Capture over PCI Bus	1
DMA Channels	1
PCI Bus Interface	2
UltraLock	2
Scaling and Cropping	2
Input Interface	3
GPIO	3
Vertical Blanking Interval Data Capture	3
I ² C Interface	3
Pin Descriptions	6
Pin Assignments	11
UltraLock	13
The Challenge	13
Operation Principles of UltraLock	13
Composite Video Input Formats	15
Y/C Separation and Chroma Demodulation	17
Video Scaling, Cropping, and Temporal Decimation	19
Horizontal and Vertical Scaling	19
Luminance Scaling	19
Chrominance Scaling	23
Scaling Registers	23
Image Cropping	26
Cropping Registers	28
Temporal Decimation	29

Video Adjustments	31
The Hue Adjust Register (HUE)	31
The Contrast Adjust Register (CONTRAST)	31
The Saturation Adjust Registers (SAT_U, SAT_V)	31
The Brightness Register (BRIGHT)	31
Automatic Chrominance Gain Control	31
Low Color Detection and Removal	32
Coring	32
Bt848 VBI Data Output Interface	33
Video Data Format Conversion	36
Pixel Data Path	36
Video Control Code Status Data	36
YCrCb to RGB Conversion	39
Gamma Correction Removal	39
YCrCb Sub-sampling	39
Byte Swapping	40
Video and Control Data FIFO	41
Logical Organization	41
FIFO Data Interface	42
Physical Implementation	43
FIFO Input/Output Rates	43
DMA Controller	45
Target Memory	46
RISC Program Setup and Synchronization	46
RISC Instructions	47
Complex Clipping	52
Executing Instructions	53
FIFO Over-run Conditions	54
FIFO Data Stream Resynchronization	55
Electrical Interfaces	57
Input Interface	57
Analog Signal Selection	57
Multiplexer Considerations	57
Autodetection of NTSC or PAL/SECAM Video	57
Flash A/D Converters	58
A/D Clamping	58
Power-up Operation	58
Automatic Gain Controls	58
Crystal Inputs and Clock Generation	58
2X Oversampling and Input Filtering	62

PCI Bus Interface	63
General Purpose I/O Port	65
GPIO Normal Mode	65
GPIO SPI Modes	66
I²C Interface	70
JTAG Interface	72
Need for Functional Verification	72
JTAG Approach to Testability	72
Optional Device ID Register	72
Verification with the Tap Controller	73
PC Board Layout Considerations	75
Ground Planes	75
Power Planes	76
Supply Decoupling	76
Digital Signal Interconnect	76
Analog Signal Interconnect	76
Latch-up Avoidance	77
Control Register Definitions	79
PCI Configuration Space	79
PCI Configuration Registers	82
Vendor and Device ID Register	82
Command and Status Register	83
Revision ID and Class Code Register	84
Latency Timer Register	84
Base Address 0 Register	84
Interrupt Line, Interrupt Pin, Min_Gnt, Max_Lat Register	85
Local Registers	86
Device Status Register	87
Input Format Register	88
Temporal Decimation Register	89
MSB Cropping Register	89
Vertical Delay Register, Lower Byte	90
Vertical Active Register, Lower Byte	90
Horizontal Delay Register, Lower Byte	90
Horizontal Active Register, Lower Byte	91

Horizontal Scaling Register, Upper Byte	91
Horizontal Scaling Register, Lower Byte	91
Brightness Control Register	92
Miscellaneous Control Register	93
Luma Gain Register, Lower Byte	94
Chroma (U) Gain Register, Lower Byte	95
Chroma (V) Gain Register, Lower Byte	96
Hue Control Register	97
SC Loop Control Register	98
Output Format Register	99
Vertical Scaling Register, Upper Byte	100
Vertical Scaling Register, Lower Byte	101
Test Control Register	101
AGC Delay Register	101
Burst Delay Register	101
ADC Interface Register	102
Video Timing Control	103
Software Reset Register	104
Color Format Register	104
Color Control Register	105
Capture Control	106
VBI Packet Size	106
VBI Packet Size / Delay	106
Interrupt Status	107
Interrupt Mask	108
RISC Program Counter	109
RISC Program Start Address	109
GPIO and DMA Control	110
GPIO Output Enable Control	111
GPIO Registered Input Control	111
GPIO Data I/O	111
I ² C Data/Control	112

Parametric Information	113
DC Electrical Parameters	113
AC Electrical Parameters	115
Package Mechanical Drawings	117
Datasheet Revision History	117


List of Figures

Figure 1.	Bt848 Detailed Block Diagram	4
Figure 2.	Bt848 Video Decoder and Scaler Block Diagram	5
Figure 3.	Bt848 Pinout Diagram	11
Figure 4.	UltraLock Behavior for NTSC Square Pixel Output	14
Figure 5.	Y/C Separation and Chroma Demodulation for Composite Video	17
Figure 6.	Y/C Separation Filter Responses	17
Figure 7.	Filtering and Scaling	18
Figure 8.	Optional Horizontal Luma Low-Pass Filter Responses.	20
Figure 9.	Combined Luma Notch, 2x Oversampling and Optional Low-Pass Filter Response (NTSC)	20
Figure 10.	Combined Luma Notch, 2x Oversampling and Optional Low-Pass Filter Response (PAL/SECAM)	21
Figure 11.	Frequency Responses for the Four Optional Vertical Luma Low-Pass Filters	21
Figure 12.	Combined Luma Notch and 2x Oversampling Filter Response	22
Figure 13.	Effect of the Cropping and Active Registers	27
Figure 14.	Regions of the Video Signal	29
Figure 15.	Coring Map	32
Figure 16.	Regions of the Video Frame	33
Figure 17.	VBI Timing.	34
Figure 18.	VBI Section Block Diagram.	34
Figure 19.	Video Data Format Converter.	37
Figure 20.	Data FIFO Block Diagram.	41
Figure 21.	RISC Block Diagram	46
Figure 22.	Example of Bt848 Performing Complex Clipping	53
Figure 23.	Typical External Circuitry	60
Figure 24.	Clock Options	61
Figure 25.	Luma and Chroma 2x Oversampling Filter	62
Figure 26.	PCI Block Diagram	64
Figure 27.	GPIO Normal Mode	65
Figure 28.	GPIO SPI Input Mode	66
Figure 29.	GPIO SPI Output Mode	66
Figure 30.	Basic Timing Relationships for SPI Mode.	68
Figure 31.	Video Timing in SPI Mode	69

Figure 32. The Relationship between SCL and SDA	70
Figure 33. I ² C Typical Protocol Diagram	71
Figure 34. Instruction Register	73
Figure 35. Example Ground Plane Layout	75
Figure 36. Optional Regulator Circuitry	77
Figure 37. Typical Power and Ground Connection Diagram and Parts List	78
Figure 38. PCI Configuration Space Header	80
Figure 39. Clock Timing Diagram	115
Figure 40. GPIO Timing Diagram	115
Figure 41. JTAG Timing Diagram	116
Figure 42. 160-pin PQFP Package Mechanical Drawing	117

List of Tables

Table 1.	Pin Descriptions Grouped by Pin Function	6
Table 2.	Bt848 Pin List.	12
Table 3.	Video Input Formats Supported by the Bt848	15
Table 4.	Register Values for Video Input Formats	16
Table 5.	Scaling Ratios for Popular Formats Using Frequency Values.	25
Table 6.	Color Formats	38
Table 7.	Byte Swapping Map.	40
Table 8.	Status Bits	42
Table 9.	Table of PCI Bus Access Latencies.	44
Table 10.	RISC Instructions.	47
Table 11.	FIFO Full/Almost Full Counts.	54
Table 12.	Synchronous Pixel Interface (SPI) GPIO Signals	67
Table 13.	Device Identification Register	73
Table 14.	Recommended Operating Conditions	113
Table 15.	Absolute Maximum Ratings.	113
Table 16.	DC Characteristics.	114
Table 17.	Clock Timing Parameters.	115
Table 18.	GPIO Timing Parameters.	115
Table 19.	Power Supply Current Parameters	116
Table 20.	JTAG Timing Parameters.	116
Table 21.	Decoder Performance Parameters	116
Table 22.	Bt848 Datasheet Revision History.	117



FUNCTIONAL DESCRIPTION

Functional Overview

Video Capture over PCI Bus

Bt848 integrates an NTSC/PAL/SECAM composite & S-Video decoder, scaler, DMA controller, and PCI Bus master on a single device. Bt848 can place video data directly into host memory for video capture applications and into a target video display frame buffer for video overlay applications. As a PCI initiator, Bt848 can take control of the PCI bus as soon as it is available, thereby avoiding the need for on-board frame buffers. Bt848 contains a small pixel data FIFO to decouple the high speed PCI bus from the continuous video data stream. Figure 1 shows a block diagram of the Bt848, and Figure 2 shows a detailed block diagram of the decoder and scaler sections.

The video data input may be scaled, color translated, and burst transferred to a target location on a field basis. This allows for simultaneous preview of one field and capture of the other field. Alternatively, Bt848 is able to capture both fields simultaneously or preview both fields simultaneously. The fields may be interlaced into memory or sent to separate field buffers.

DMA Channels

Bt848 provides two DMA channels for the odd and even fields, each controlled by a pixel instruction list. This instruction list is created by the Bt848 device driver and placed in the host memory. The instructions control the transfer of pixels to target memory locations on a byte resolution basis. Complex clipping can be accomplished by the instruction list, blocking the generation of PCI bus cycles for pixels that are not to be seen on the display.

The DMA channels can be programmed on a field basis to deliver the video data in packed or planar format. In packed mode, YCrCb data is stored in a single continuous block of memory. In planar mode, the YCrCb data is separated into three streams which are burst to different target memory blocks. Having the video data in planar format is useful for applications where the data compression is accomplished via software and the CPU.



PCI Bus Interface

Bt848 is designed to efficiently utilize the available 132 MB/s PCI bus. The 32-bit DWORDs are output on the PCI bus with the appropriate image data under the control of the DMA channels. The video stream consumes bus bandwidth with average data rates varying from 44 MB/s for full size 768x576 PAL RGB32, to 4.6 MB/s for NTSC CIF 320 x 240 RGB16, to 0.14 MB/s for NTSC ICON 80 x 60 8-bit mode.

The pixel instruction stream for the DMA channels consumes a minimum of 0.1 MB/s. Achieving high performance throughput on PCI may be a problem with slow targets and long bus access latencies. The Bt848 provides the means for handling the bandwidth bottlenecks that sometimes occur depending on a particular system configuration. Bt848's ability to gracefully degrade and to recover from FIFO overruns to the nearest pixel in real-time is the best possible solution to these system bottlenecks.

UltraLock

The Bt848 employs a proprietary technique known as UltraLock to lock to the incoming analog video signal. It will always generate the required number of pixels per line from an analog source in which the line length can vary by as much as a few microseconds. UltraLock's digital locking circuitry enables the VideoStream decoders to quickly and accurately lock on to video signals, regardless of their source. Since the technique is completely digital, UltraLock can recognize unstable signals caused by VCR headswitches or any other deviation, and adapt the locking mechanism to accommodate the source. UltraLock uses nonlinear techniques which are difficult, if not impossible, to implement in genlock systems. And unlike linear techniques, it adapts the locking mechanism automatically.

Scaling and Cropping

The Bt848 can reduce the video image size in both horizontal and vertical directions independently using arbitrarily selected scaling ratios. The X and Y dimensions can be scaled down to one-sixteenth of the full resolution. Horizontal scaling is implemented with a six-tap interpolation filter while up to 5-tap interpolation is used for vertical scaling with a line store.

The video image can be arbitrarily cropped by reducing the number of active scan lines and active horizontal pixels per line.

The Bt848 supports a temporal decimation feature that reduces video bandwidth by allowing frames or fields to be dropped from a video sequence at fixed but arbitrarily selected intervals.



- Input Interface** Analog video signals are input to the Bt848 via a three-input multiplexer that can select between three composite source inputs or between two composite and a single S-video input source. When an S-video source is input to the Bt848, the luma component is fed through the input analog multiplexer, and the chroma component is fed directly into the C input pin. An automatic gain control circuit enables the Bt848 to compensate for non-standard amplitudes in the analog signal input.
- The clock signal interface consists of two pairs of pins for crystal connection and two clock output pins. One pair of crystal pins is for connection to a 28.64 MHz (8*NTSC Fsc) crystal which is selected for NTSC operation. The other is for PAL operation with a 35.47 MHz (8*PAL Fsc) crystal. Either fundamental or third harmonic crystals may be used. Alternatively, CMOS oscillators may be used.
- GPIO** The Bt848 provides a 24-bit general purpose I/O bus. This interface can be used to input or output up to 24 general purpose I/O signals. Alternatively, the GPIO port can be used as a means to input or output video decoder data. For example, the Bt848 can input the video data from an external video decoder and bypass the Bt848's internal video decoder block. Another application is to output the video decoder data from the Bt848 over the GPIO bus for use by external circuitry. The GPIO port's support for burst write transfers makes the port ideal for high speed data transmission.
- Vertical Blanking Interval Data Capture** Bt848 provides a complete solution for capturing and decoding Vertical Blanking Interval (VBI) data. The Bt848 can operate in a VBI Line Output Mode, in which the VBI data is only captured during select lines. This mode of operation enables concurrent capture of VBI lines containing ancillary data and normal video image data.
- In addition, the Bt848 supports a VBI Frame Output Mode, in which every line in the video frame is treated as if it was a VBI line. This mode of operation is designed for use with still frame capture/processing applications.
- I²C Interface** The Bt848 provides a two-wire Inter-Integrated Circuit (I²C) interface. As an I²C master, Bt848 can program other devices on the video card, such as a TV tuner. Serial clock and data lines, SCL and SDA are used to transfer data at a rate of 100 Kbits/s.



Figure 1. Bt848 Detailed Block Diagram







Figure 2. Bt848 Video Decoder and Scaler Block Diagram





Pin Descriptions

Table 1 provides a description of pin functions, grouped by common function, Table 2 is a list of pin names in pin-number order, and Figure 3 shows the pinout diagram.

Table 1. Pin Descriptions Grouped by Pin Function (1 of 5)

Pin #	Pin Name	I/O	Signal	Description
PCI Interface (50 pins)				
11	CLK	I	Clock	This input provides timing for all PCI transactions. All PCI signals except \overline{RST} and \overline{INTA} are sampled on the rising edge of CLK, and all other timing parameters are defined with respect to this edge. The Bt848 supports a PCI clock of up to 33.333333 MHz.
9	\overline{RST}	I	Reset	This input three-states all PCI signals asynchronous to the CLK signal.
13	\overline{GNT}	I	Grant	Agent granted bus.
28	IDSEL	I	Initialization Device Select	This input is used to select the Bt848 during configuration read and write transactions.
15–17, 20–24, 29–32, 35–38, 53–55, 58–62, 66–69, 72–75	AD[31:0]	I/O	Address/Data	<p>These three-state, bi-directional, I/O pins transfer both address and data information. A bus transaction consists of an address phase followed by one or more data phases for either read or write operations.</p> <p>The address phase is the clock cycle in which \overline{FRAME} is first asserted. During the address phase, AD[31:0] contains a byte address for I/O operations and a DWORD address for configuration and memory operations. During data phases, AD[7:0] contains the least significant byte and AD[31:24] contains the most significant byte.</p> <p>Read data is stable and valid when \overline{TRDY} is asserted and write data is stable and valid when \overline{IRDY} is asserted. Data is transferred during the clocks when both \overline{TRDY} and \overline{IRDY} are asserted.</p>
27, 39, 52, 65	\overline{CBE} [3:0]	I/O	Bus Command/Byte Enables	<p>These three-state, bi-directional, I/O pins transfer both bus command and byte enable information. During the address phase of a transaction, \overline{CBE}[3:0] contain the bus command. During the data phase, \overline{CBE}[3:0] are used as byte enables. The byte enables are valid for the entire data phase and determine which byte lanes carry meaningful data. \overline{CBE}[3] refers to the most significant byte and \overline{CBE}[0] refers to the least significant byte.</p>



Table 1. Pin Descriptions Grouped by Pin Function (2 of 5)

Pin #	Pin Name	I/O	Signal	Description
51	PAR	I/O	Parity	<p>This three-state, bi-directional, I/O pin provides even parity across AD[31:0] and $\overline{\text{CBE}}[3:0]$. This means that the number of 1's on PAR, AD[31:0], and $\overline{\text{CBE}}[3:0]$ equals an even number.</p> <p>PAR is stable and valid one clock after the address phase. For data phases, PAR is stable and valid one clock after either TRDY is asserted on a read or $\overline{\text{IRDY}}$ is asserted on a write. Once valid, PAR remains valid until one clock after the completion of the current data phase. PAR and AD[31:0] have the same timing, but PAR is delayed by one clock. The target drives PAR for read data phases; the master drives PAR for address and write data phases.</p>
42	$\overline{\text{FRAME}}$	I/O	Cycle Frame	<p>This sustained three-state signal is driven by the current master to indicate the beginning and duration of an access. $\overline{\text{FRAME}}$ is asserted to signal the beginning of a bus transaction. Data transfer continues throughout assertion. At deassertion, the transaction is in the final data phase.</p>
43	$\overline{\text{IRDY}}$	I/O	Initiator Ready	<p>This sustained three-state signal indicates the bus master's readiness to complete the current data phase.</p> <p>$\overline{\text{IRDY}}$ is used in conjunction with $\overline{\text{TRDY}}$. When both $\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ are asserted, a data phase is completed on that clock. During a read, $\overline{\text{IRDY}}$ indicates when the initiator is ready to accept data. During a write, $\overline{\text{IRDY}}$ indicates when the initiator has placed valid data on AD[31:0]. Wait cycles are inserted until both $\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ are asserted together.</p>
44	$\overline{\text{TRDY}}$	I/O	Target Ready	<p>This sustained three-state signal indicates the target's readiness to complete the current data phase.</p> <p>$\overline{\text{TRDY}}$ is used in conjunction with $\overline{\text{IRDY}}$. When both $\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ are asserted, a data phase is completed on that clock. During a read, $\overline{\text{TRDY}}$ indicates when the target is presenting data. During a write, $\overline{\text{TRDY}}$ indicates when the target is ready to accept the data. Wait cycles are inserted until both $\overline{\text{IRDY}}$ and $\overline{\text{TRDY}}$ are asserted together.</p>
45	$\overline{\text{DEVSEL}}$	I/O	Device Select	<p>This sustained three-state signal indicates device selection. When actively driven, $\overline{\text{DEVSEL}}$ indicates the driving device has decoded its address as the target of the current access.</p>
46	$\overline{\text{STOP}}$	I/O	Stop	<p>This sustained three-state signal indicates the target is requesting the master to stop the current transaction.</p>
49	$\overline{\text{PERR}}$	I/O	Parity Error	Report data parity error.
14	$\overline{\text{REQ}}$	O	Request	Agent desires bus.
8	$\overline{\text{INTA}}$	O	Interrupt A	This signal is an open drain interrupt output.
50	$\overline{\text{SERR}}$	O	System Error	Report address parity error. Open drain.
See PCI Specification 2.1 for further documentation				



Table 1. Pin Descriptions Grouped by Pin Function (3 of 5)

Pin #	Pin Name	I/O	Signal	Description
General Purpose I/O (27 pins)				
82–89, 92–99, 110–117	GPIO[23:0]	I/O	General Purpose I/O	24 bits of programmable I/O. These pins are internally pulled up to VDDG.
119	GPINTR	I	GP Interrupt	GP port requests an interrupt. Internally pulled up to VDDG.
118	GPWE	I	GP Write Enable	GP port write enable for registered inputs. Internally pulled up to VDDG.
108	GPCLK	I/O	GP Clock	Video clock. Internally pulled up to VDDG.
Input Stage (14 pins)				
141	MUX0	I		Analog composite video inputs to the on-chip input multiplexer. Used to select between three composite sources or two composite and one S-video source. Unused pins should be connected to ground.
143	MUX1	I		
145	MUX2	I		
139	MUXOUT	O		The analog video output of the 3 to 1 multiplexer. Connected to the YIN pin.
138	YIN	I		The analog composite or luma input to the Y-ADC.
154	CIN	I		The analog chroma input to the C-ADC.
147	SYNCDDET	I		The sync stripper input used to generate timing information for the AGC circuit. Must be connected through a 0.1 μ F capacitor to the same source as the Y-ADC. A 1 M Ω bleeder resistor should be connected to ground.
131	AGCCAP	A		The AGC time constant control capacitor node. Must be connected to a 0.1 μ F capacitor to ground.
133	REFOUT	O		Output of the AGC which drives the YREF+ and CREF+ pins.
137	YREF+	I		The top of the reference ladder of the Y-ADC. This should be connected to REFOUT.
150	YREF-	I		The bottom of the reference ladder of the Y-ADC. This should be connected to analog ground (AGND).
151	CREF+	I		The top of the reference ladder of the C-ADC. This should be connected to REFOUT.
157	CREF-	I		The bottom of the reference ladder of the C-ADC. This should be connected to analog ground (AGND).
158	CLEVEL	I		An input to provide the DC level reference for the C-ADC. This voltage should be one half of CREF+.
I²C Interface (2 pins)				
78	SCL	I/O	Serial Data	Bit Data or Acknowledge, output open drain.
79	SDA	I/O	Serial Clock	Bus clock, output open drain.



Table 1. Pin Descriptions Grouped by Pin Function (4 of 5)

Pin #	Pin Name	I/O	Signal	Description
Video Timing Clock Interface (5 pins)				
102	XT0I	A		Clock Zero pins. A 28.64 MHz (8*Fsc) fundamental (or third harmonic) crystal can be tied directly to these pins, or a single-ended oscillator can be connected to XT0I. CMOS level inputs must be used. This clock source is selected for NTSC input sources. When the chip is configured to decode PAL but not NTSC (and therefore only one clock source is needed), the 35.47 MHz source is connected to this port (XT0).
103	XT0O	A		
105	XT1I	A		Clock One pins. A 35.47 MHz (8*Fsc) fundamental (or third harmonic) crystal can be tied directly to these pins, or a single-ended oscillator can be connected to XT1I. CMOS level inputs must be used. This clock source is selected for PAL input sources. If either NTSC or PAL is being decoded, and therefore only XT0I and XT0O are connected to a crystal, XT1I should be tied either high or low, and XT1O <i>must</i> be left floating.
106	XT1O	A		
104	NUMXTAL	I		Crystal Format Pin. This pin is set to indicate whether one or two crystals are present so that the Bt848 can select XT1 or XT0 as the default in auto format mode. A logical zero on this pin indicates one crystal is present. A logical one indicates two crystals are present. This pin is internally pulled up to VDDG.
JTAG (5 pins)				
3	TCK	I		Test clock. Used to synchronize all JTAG test structures. When JTAG operations are not being performed, this pin must be driven to a logical low.
5	TMS	I		Test Mode Select. JTAG input pin whose transitions drive the JTAG state machine through its sequences. When JTAG operations are not being performed, this pin must be left floating or tied high.
7	TDI	I		Test Data Input. JTAG pin used for loading instructions to the TAP controller or for loading test vector data for boundary-scan operation. When JTAG operations are not being performed, this pin must be left floating or tied high.
6	TDO	O		Test Data Output. JTAG pin used for verifying test results of all JTAG sampling operations. This output pin is active for certain JTAG operations and will be three-stated at all other times.
2	$\overline{\text{TRST}}$	I		Test Reset. JTAG pin used to initialize the JTAG controller. This pin is tied low for normal device operation. When pulled high, the JTAG controller is ready for device testing.



Table 1. Pin Descriptions Grouped by Pin Function (5 of 5)

Pin #	Pin Name	I/O	Signal	Description
Power & Ground (57 pins)				
1, 18, 40, 63, 81, 101, 120	VDD +5V			Power supply for digital circuitry. All VDD pins must be connected together as close to the device as possible. A 0.1 μ F capacitor should be connected between each group of VDD pins and the ground plane as close to the device as possible.
130, 134, 136, 148, 152, 156	VAA +5V VPOS +5V			Power supply for analog circuitry. All VAA pins and VPOS must be connected together as close to the device as possible. A 0.1 μ F ceramic capacitor should be connected between each group of VAA pins and the ground plane as close to the device as possible.
10, 25, 33, 47, 56, 70, 76	VDDP +5V			Power supply for PCI bus signals. A 0.1 μ F ceramic capacitor should be connected between the VDDP pins and the ground plane as close to the device as possible.
90, 109, 123	VDDG +5V			Power supply for GPIO port signals. A 0.1 μ F ceramic capacitor should be connected between the VDDG pins and the ground plane as close to the device as possible.
12, 19, 26, 34, 41, 48, 57, 64, 71, 77, 80, 91, 100, 107, 121, 122, 160	GND			Ground for digital circuitry. All GND pins must be connected together as close to the device as possible.
132, 135, 140, 142, 144, 146, 149, 153, 155, 159	AGND, VNEG			Ground for analog circuitry. All AGND pins and VNEG must be connected together as close to the device as possible.
4	PVREF			This reference signal must be connected to the +3.3 V pin on the PCI bus, even if the PCI bus does not supply 3.3 V, i.e. left floating. Alternatively, this pin can be connected to GND for a +5 V only PCI board.
124–129	N/C		No connect	Reserved
I/O Column Legend: I = Digital Input O = Digital Output I/O = Digital Bidirectional A = Analog G = Ground P = Power				



Pin Assignments

Figure 3. Bt848 Pinout Diagram






Table 2. Bt848 Pin List

Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name
1	VDD	33	VDDP	65	$\overline{\text{CB}}\overline{\text{E}}[0]$	97	GPIO[10]	129	N/C
2	$\overline{\text{TR}}\overline{\text{ST}}$	34	GND	66	AD[7]	98	GPIO[9]	130	VPOS
3	TCK	35	AD[19]	67	AD[6]	99	GPIO[8]	131	AGCCAP
4	PVREF	36	AD[18]	68	AD[5]	100	GND	132	VNEG
5	TMS	37	AD[17]	69	AD[4]	101	VDD	133	REFOUT
6	TDO	38	AD[16]	70	VDDP	102	XT0I	134	VAA
7	TDI	39	$\overline{\text{CB}}\overline{\text{E}}[2]$	71	GND	103	XT0O	135	AGND
8	$\overline{\text{INT}}\overline{\text{A}}$	40	VDD	72	AD[3]	104	NUMXTAL	136	VAA
9	$\overline{\text{R}}\overline{\text{ST}}$	41	GND	73	AD[2]	105	XT1I	137	YREF+
10	VDDP	42	$\overline{\text{FR}}\overline{\text{AME}}$	74	AD[1]	106	XT1O	138	YIN
11	CLK	43	$\overline{\text{IR}}\overline{\text{D}}\overline{\text{Y}}$	75	AD[0]	107	GND	139	MUXOUT
12	GND	44	$\overline{\text{TR}}\overline{\text{D}}\overline{\text{Y}}$	76	VDDP	108	GPCLK	140	AGND
13	$\overline{\text{G}}\overline{\text{N}}\overline{\text{T}}$	45	$\overline{\text{DEV}}\overline{\text{SEL}}$	77	GND	109	VDDG	141	MUX0
14	$\overline{\text{RE}}\overline{\text{Q}}$	46	$\overline{\text{STOP}}$	78	SCL	110	GPIO[7]	142	AGND
15	AD[31]	47	VDDP	79	SDA	111	GPIO[6]	143	MUX1
16	AD[30]	48	GND	80	GND	112	GPIO[5]	144	AGND
17	AD[29]	49	$\overline{\text{P}}\overline{\text{ERR}}$	81	VDD	113	GPIO[4]	145	MUX2
18	VDD	50	$\overline{\text{S}}\overline{\text{ERR}}$	82	GPIO[23]	114	GPIO[3]	146	AGND
19	GND	51	PAR	83	GPIO[22]	115	GPIO[2]	147	SYNCD
20	AD[28]	52	$\overline{\text{CB}}\overline{\text{E}}[1]$	84	GPIO[21]	116	GPIO[1]	148	VAA
21	AD[27]	53	AD[15]	85	GPIO[20]	117	GPIO[0]	149	AGND
22	AD[26]	54	AD[14]	86	GPIO[19]	118	GPWE	150	YREF-
23	AD[25]	55	AD[13]	87	GPIO[18]	119	GPINTR	151	CREF+
24	AD[24]	56	VDDP	88	GPIO[17]	120	VDD	152	VAA
25	VDDP	57	GND	89	GPIO[16]	121	GND	153	AGND
26	GND	58	AD[12]	90	VDDG	122	GND	154	CIN
27	$\overline{\text{CB}}\overline{\text{E}}[3]$	59	AD[11]	91	GND	123	VDDG	155	AGND
28	IDSEL	60	AD[10]	92	GPIO[15]	124	N/C	156	VAA
29	AD[23]	61	AD[9]	93	GPIO[14]	125	N/C	157	CREF-
30	AD[22]	62	AD[8]	94	GPIO[13]	126	N/C	158	CLEVEL
31	AD[21]	63	VDD	95	GPIO[12]	127	N/C	159	AGND
32	AD[20]	64	GND	96	GPIO[11]	128	N/C	160	GND



UltraLock

The Challenge

The line length (the interval between the midpoints of the falling edges of succeeding horizontal sync pulses) of analog video sources is not constant. For a stable source such as studio quality source or test signal generators, this variation is very small: ± 2 ns. However, for an unstable source such as a VCR, laser disk player, or TV tuner, line length variation is as much as a few microseconds.

Digital display systems require a fixed number of pixels per line despite these variations. The Bt848 employs a technique known as UltraLock to implement locking to the horizontal sync and the subcarrier of the incoming analog video signal and generating the required number of pixels per line.

Operation Principles of UltraLock

UltraLock is based on sampling using a fixed-frequency, stable clock. Since the video line length will vary, the number of samples generated using a fixed-frequency sample clock will also vary from line to line. If the number of generated samples per line is always greater than the number of samples per line required by the particular video format, the number of acquired samples can be reduced to fit the required number of pixels per line.

The Bt848 requires an $8 \cdot F_{sc}$ (28.64 MHz for NTSC and 35.47 MHz for PAL) crystal or oscillator input signal source. The $8 \cdot F_{sc}$ clock signal, or CLKx2, is divided down to CLKx1 internally (14.32 MHz for NTSC and 17.73 MHz for PAL). CLKx2 and CLKx1 are internal signals and are not made available to the system. UltraLock operates at CLKx1 although the input waveform is sampled at CLKx2 then low pass filtered and decimated to CLKx1 sample rate.


At a $4 \cdot F_{sc}$ (CLKx1) sample rate there are 910 pixels for NTSC and 1,135 pixels for PAL/SECAM within a nominal line time interval (63.5 μ s for NTSC and 64 μ s for PAL/SECAM). For square pixel NTSC and PAL/SECAM formats, there should only be 780 and 944 pixels per video line, respectively. This is because the square pixel clock rates are slower than a $4 \cdot F_{sc}$ clock rate, i.e., 12.27 MHz for NTSC and 14.75 MHz for PAL.

UltraLock accommodates line length variations from nominal in the incoming video by always acquiring more samples, at an effective $4 \cdot F_{sc}$ rate, than are required by the particular video format and outputting the correct number of pixels per line. UltraLock then interpolates the required number of pixels in a way that maintains the stability of the original image despite variation in the line length of the incoming analog waveform.



The example illustrated in Figure 4 shows three successive lines of video being decoded for square pixel NTSC output. The first line is shorter than the nominal NTSC line time interval of 63.5 μ s. On this first line, a line time of 63.2 μ s sampled at 4*Fsc (14.32 MHz) generates only 905 pixels. The second line matches the nominal line time of 63.5 μ s and provides the expected 910 pixels. Finally, the third line is too long at 63.8 μ s within which 913 pixels are generated. In all three cases, UltraLock outputs only 780 pixels.

Figure 4. UltraLock Behavior for NTSC Square Pixel Output



UltraLock can be used to extract any programmable number of pixels from the original video stream as long as the sum of the nominal pixel line length (910 for NTSC and 1,135 for PAL/SECAM) and the worst case line length variation from nominal in the active region is greater than or equal to the required number of output pixels per line, i.e.,

$$P_{Nom} + P_{Var} \geq P_{Desired}$$

where: P_{Nom} = Nominal number of pixels per line at 4*Fsc sample rate (910 for NTSC, 1,135 for PAL/SECAM)
 P_{Var} = Variation of pixel count from nominal at 4*Fsc (can be a positive or negative number)
 $P_{Desired}$ = Desired number of output pixels per line

It should be noted that, for stable inputs, UltraLock guarantees the time between the falling edges of HRESET only to within one pixel. UltraLock does, however, guarantee the number of active pixels in a line as long as the above relationship holds.



Composite Video Input Formats

Bt848 supports several composite video input formats. Table 3 shows the different video formats and some of the countries in which each format is used.

Table 3. Video Input Formats Supported by the Bt848

Format	Lines	Fields	F _{sc}
NTSC-M	525	60	3.58 MHz
NTSC-Japan ⁽¹⁾	525	60	3.58 MHz
PAL-B	625	50	4.43 MHz
PAL-D	625	50	4.43 MHz
PAL-G	625	50	4.43 MHz
PAL-H	625	50	4.43 MHz
PAL-I	625	50	4.43 MHz
PAL-M	625	50	4.43 MHz
PAL-N	625	50	4.43 MHz
SECAM	625	50	4.43 MHz
Notes: (1). NTSC-Japan has 0 IRE setup.			

The video decoder must be programmed appropriately for each of the composite video input formats. Table 4 lists the register values that need to be programmed for each input format.



Table 4. Register Values for Video Input Formats

Register	Bit	NTSC-M	NTSC-Japan	PAL-B, D, G, H, I	PAL-M	PAL-N	SECAM
IFORM (0x01)	XTSEL [4:3]	01	01	10	01	10	10
	FORMAT [2:0]	001	001	011	100	101	110
Cropping: HDELAY, VDELAY, VACTIVE, CROP	[7:0] in all five registers	Set to desired cropping values in registers	Set to NTSC-M square pixel values	Set to desired cropping values in registers	Set to NTSC-M square pixel values	Set to PAL-B, D, G, H, I square pixel values	Set to PAL-B, D, G, H, I square pixel values
HSCALE (0x08, 0x09)	[15:0]	0x02AC	0x02AC	0x033C	0x02AC	0x033C	0x033C
ADELAY (0x18)	[7:0]	0x68	0x68	0x7F	0x68	0x7F	0x7F
BDELAY (0x19)	[7:0]	0x5D	0x5D	0x72	0x5D	0x72	tbd



Y/C Separation and Chroma Demodulation

Y/C separation and chroma decoding are handled as shown in Figure 5. Bandpass and notch filters are implemented to separate the composite video stream. The filter responses are shown in Figure 6. The optional chroma comb filter is implemented in the vertical scaling block. See the Video Scaling, Cropping, and Temporal Decimation section in this chapter.

Figure 5. Y/C Separation and Chroma Demodulation for Composite Video




Figure 6. Y/C Separation Filter Responses







Figure 7 schematically describes the filtering and scaling operations.

In addition to the Y/C separation and chroma demodulation illustrated in Figure 5, the Bt848 also supports chrominance comb filtering as an optional filtering stage after chroma demodulation. The chroma demodulation generates base-band I and Q (NTSC) or U and V (PAL/SECAM) color difference signals.

For S-Video operation, the digitized luma data bypasses the Y/C separation block completely, and the digitized chrominance is passed directly to the chroma demodulator.

For monochrome operation, the Y/C separation block is also bypassed, and the saturation registers (SAT_U and SAT_V) are set to zero.

Figure 7. Filtering and Scaling





Video Scaling, Cropping, and Temporal Decimation

The Bt848 provides three mechanisms to reduce the amount of video pixel data in its output stream; down-scaling, cropping, and temporal decimation. All three can be controlled independently.

Horizontal and Vertical Scaling

The Bt848 provides independent and arbitrary horizontal and vertical down scaling. The maximum scaling ratio is 16:1 in both X and Y dimensions. The maximum vertical scaling ratio is reduced from 16:1 when using frames to 8:1 when using fields. The different methods utilized for scaling luminance and chrominance are described in the following sections.

Luminance Scaling

The first stage in horizontal luminance scaling is an optional pre-filter which provides the capability to reduce anti-aliasing artifacts. It is generally desirable to limit the bandwidth of the luminance spectrum prior to performing horizontal scaling because the scaling of high-frequency components may create image artifacts in the resized image. The optional low pass filters shown in Figure 8 reduce the horizontal high-frequency spectrum in the luminance signal. Figure 9 and Figure 10 show the combined results of the optional low-pass filters, the luma notch filter and the 2x oversampling filter. Figure 12 shows the combined responses of the luma notch filter and the 2x oversampling filter.

The Bt848 implements horizontal scaling through poly-phase interpolation. The Bt848 uses 32 different phases to accurately interpolate the value of a pixel. This provides an effective pixel jitter of less than 6 ns.

In simple pixel- and line-dropping algorithms, non-integer scaling ratios introduce a step function in the video signal that effectively introduces high-frequency spectral components. Poly-phase interpolation accurately interpolates to the correct pixel and line position providing more accurate information. This results in aesthetically pleasing video as well as higher compression ratios in bandwidth limited applications.

For vertical scaling, the Bt848 uses a line store to implement four different filtering options. The filter characteristics are shown in Figure 11. The Bt848 provides up to 5-tap filtering to ensure removal of aliasing artifacts.

The number of taps in the vertical filter is set by the VTC register. The user may select 2, 3, 4 or 5 taps. The number of taps must be chosen in conjunction with the horizontal scale factor in order to ensure the needed data can fit in the internal FIFO (see the VFILT bits in the VTC register for limitations). As the scaling ratio is increased, the number of taps available for vertical scaling is increased. In addition to low-pass filtering, vertical interpolation is also employed to minimize artifacts when scaling to non-integer scaling ratios.



Figure 8. Optional Horizontal Luma Low-Pass Filter Responses




Figure 9. Combined Luma Notch, 2x Oversampling and Optional Low-Pass Filter Response (NTSC)






Figure 10. Combined Luma Notch, 2x Oversampling and Optional Low-Pass Filter Response (PAL/SECAM)




Figure 11. Frequency Responses for the Four Optional Vertical Luma Low-Pass Filters







Figure 12. Combined Luma Notch and 2x Oversampling Filter Response





Chrominance Scaling

A 2-tap, 32-phase interpolation filter is used for horizontal scaling of chrominance. Vertical scaling of chrominance is implemented through chrominance comb filtering using a line store, followed by simple decimation or line dropping.

Scaling Registers

The Horizontal Scaling Ratio Register (HSCALE) is programmed with the horizontal scaling ratio. When outputting unscaled video (in NTSC), the Bt848 will produce 910 pixels per line. This corresponds to the pixel rate at f_{CLKx1} ($4 * F_{sc}$). This register is the control for scaling the video to the desired size. For example, square pixel NTSC requires 780 samples per line, while CCIR601 requires 858 samples per line. HSCALE_HI and HSCALE_LO are two 8-bit registers that, when concatenated, form the 16-bit HSCALE register.

The method below uses pixel ratios to determine the scaling ratio. The following formula should be used to determine the scaling ratio to be entered into the 16-bit register:

$$\begin{aligned} \text{NTSC:} \quad & \text{HSCALE} = [(910/P_{\text{desired}}) - 1] * 4096 \\ \text{PAL/SECAM:} \quad & \text{HSCALE} = [(1135/P_{\text{desired}}) - 1] * 4096 \end{aligned}$$

where: P_{desired} = Desired number of pixels per line of video, including active, sync and blanking.

For example, to scale PAL/SECAM input to square pixel QCIF, the total number of horizontal pixels desired is 236:

$$\begin{aligned} \text{HSCALE} &= [(1135/236) - 1] * 4096 \\ &= 12331 \\ &= 0x3CF2 \end{aligned}$$

An alternative method for determining the HSCALE value uses the ratio of the scaled active region to the unscaled active region as shown below:

$$\begin{aligned} \text{NTSC:} \quad & \text{HSCALE} = [(754 / H_{\text{ACTIVE}}) - 1] * 4096 \\ \text{PAL/SECAM:} \quad & \text{HSCALE} = [(922 / H_{\text{ACTIVE}}) - 1] * 4096 \end{aligned}$$

where: H_{ACTIVE} = Desired number of pixels per line of video, not including sync or blanking.

In this equation, the HACTIVE value cannot be cropped; it represents the total active region of the video line. This equation produces roughly the same result as using the full line length ratio shown in the first example. However, due to truncation, the HSCALE values determined using the active pixel ratio method will be slightly different than those obtained using the total line length pixel ratio method. The values in Table 5 were calculated using the full line length ratio.



The Vertical Scaling Ratio Register (VSCALE) is programmed with the vertical scaling ratio. It defines the number of vertical lines output by the Bt848. The following formula should be used to determine the value to be entered into this 13-bit register. The loaded value is a two's-complement, negative value.

$$\text{VSCALE} = (0x10000 - \{ [(\text{scaling_ratio}) - 1] * 512 \}) \& 0x1FFF$$

For example, to scale PAL/SECAM input to square pixel QCIF, the total number of vertical lines is 156:

$$\begin{aligned} \text{VSCALE} &= (0x10000 - \{ [(4/1) - 1] * 512 \}) \& 0x1FFF \\ &= 0x1A00 \end{aligned}$$

Note that only the 13 least significant bits of the VSCALE value are used; the five LSB's of VSCALE_HI and the 8-bit VSCALE_LO register form the 13-bit VSCALE register. The three MSB's of VSCALE_HI are used to control other functions. The user must take care not to alter the values of the three most significant bits when writing a vertical scaling value. The following C-code fragment illustrates changing the vertical scaling value:

```
#define BYTE unsigned char
#define WORD unsigned int
#define VSCALE_HI 0x13
#define VSCALE_LO 0x14

BYTE ReadFromBt848( BYTE regAddress );
void WriteToBt848( BYTE regAddress, BYTE regValue );

void SetBt848VScaling( WORD VSCALE )
{
    BYTE oldVscaleMSByte, newVscaleMSByte;

    /* get existing VscaleMSByte value from */
    /* Bt848 VSCALE_HI register */
    oldVscaleMSByte = ReadFromBt848( VSCALE_HI );

    /* create a new VscaleMSByte, preserving top 3 bits */
    newVscaleMSByte = (oldVscaleMSByte & 0xE0) | (VSCALE >> 8);

    /* send the new VscaleMSByte to the VSCALE_HI reg */
    WriteToBt848( VSCALE_HI, newVscaleMSByte );

    /* send the new VscaleLSByte to the VSCALE_LO reg */
    WriteToBt848( VSCALE_LO, (BYTE) VSCALE );
}
```

where: & = bitwise AND
 | = bitwise OR
 >> = bit shift, MSB to LSB

If your target machine has sufficient memory to statically store the scaling values locally, the READ operation can be eliminated.



Note on vertical scaling: When scaling below CIF resolution, it may be useful to use a single field as opposed to using both fields. Using a single field will ensure there are no inter-field motion artifacts on the scaled output. When performing single field scaling, the vertical scaling ratio will be twice as large as when scaling with both fields. For example, CIF scaling from one field does not require any vertical scaling, but when scaling from both fields, the scaling ratio is 50%. Also, the non-interlaced bit should be reset when scaling from a single field (INT=0 in the VSCALE_HI register). Table 5 lists scaling ratios for various video formats, and the register values required.

Table 5. Scaling Ratios for Popular Formats Using Frequency Values

Scaling Ratio	Format	Total Resolution (including sync and blanking interval)	Output Resolution (Active Pixels)	HSCALE Register Values	VSCALE Register Values	
					Use Both Fields	Single Field
Full Resolution 1:1	NTSC SQ Pixel	780x525	640x480	0x02AA	0x0000	N/A
	NTSC CCIR601	858x525	720x480	0x00F8	0x0000	N/A
	PAL CCIR601	864x625	720x576	0x0504	0x0000	N/A
	PAL SQ Pixel	944x625	768x576	0x033C	0x0000	N/A
CIF 2:1	NTSC SQ Pixel	390x262	320x240	0x1555	0x1E00	0x0000
	NTSC CCIR601	429x262	360x240	0x11F0	0x1E00	0x0000
	PAL CCIR601	432x312	360x288	0x1A09	0x1E00	0x0000
	PAL SQ Pixel	472x312	384x288	0x1679	0x1E00	0x0000
QCIF 4:1	NTSC SQ Pixel	195x131	160x120	0x3AAA	0x1A00	0x1E00
	NTSC CCIR601	214x131	180x120	0x3409	0x1A00	0x1E00
	PAL CCIR601	216x156	180x144	0x4412	0x1A00	0x1E00
	PAL SQ Pixel	236x156	192x144	0x3CF2	0x1A00	0x1E00
ICON 8:1	NTSC SQ Pixel	97x65	80x60	0x861A	0x1200	0x1A00
	NTSC CCIR601	107x65	90x60	0x7813	0x1200	0x1A00
	PAL CCIR601	108x78	90x72	0x9825	0x1200	0x1A00
	PAL SQ Pixel	118x78	96x72	0x89E5	0x1200	0x1A00




Image Cropping

Cropping enables the user to output any subsection of the video image. The ACTIVE flag can be programmed to start and stop at any position on the video frame as shown in Figure 13. The start of the active area in the vertical direction is referenced to $\overline{\text{VRESET}}$ (beginning of a new field). In the horizontal direction it is referenced to $\overline{\text{HRESET}}$ (beginning of a new line). The dimensions of the active video region are defined by HDELAY, HACTIVE, VDELAY, and VACTIVE. All four registers are 10-bit values. The two MSBs of each register are contained in the CROP register, while the lower eight bits are in the respective HDELAY_LO, HACTIVE_LO, VDELAY_LO and VACTIVE_LO registers. The vertical and horizontal delay values determine the position of the cropped image within a frame while the horizontal and vertical active values set the pixel dimensions of the cropped image as illustrated in Figure 13.



Figure 13. Effect of the Cropping and Active Registers





Cropping Registers

The Horizontal Delay Register (HDELAY) is programmed with the delay between the falling edge of $\overline{\text{HRESET}}$ and the rising edge of ACTIVE. The count is programmed with respect to the scaled frequency clock. Note that HDELAY should always be an even number.

The Horizontal Active Register (HACTIVE) is programmed with the actual number of active pixels per line of video. This is equivalent to the number of scaled pixels that the Bt848 should output on a line. For example, if this register contained 90, and HSCALE was programmed to downscale by 4:1, then 90 active pixels would be output. The 90 pixels would be a 4:1 scaled image of the 360 pixels (at CLKx1) starting at count HDELAY. HACTIVE is restricted in the following manner:

$$\text{HACTIVE} + \text{HDELAY} \leq \text{Total Number of Scaled Pixels.}$$

For example, in the NTSC square pixel format, there is a total of 780 pixels, including blanking, sync and active regions. Therefore:

$$\text{HACTIVE} + \text{HDELAY} \leq 780.$$

When scaled by 2:1 for CIF, the total number of active pixels is 390. Therefore:

$$\text{HACTIVE} + \text{HDELAY} \leq 390.$$

The HDELAY register is programmed with the number of scaled pixels between HRESET and the first active pixel. Because the front porch is defined as the distance between the last active pixel and the next horizontal sync, the video line can be considered in three components: HDELAY, HACTIVE and the front porch. See Figure 14. When cropping is not implemented, the number of clocks at the 4x sample rate (the CLKx1 rate) in each of these regions is shown below:

	CLKx1 Front Porch	CLKx1 HDELAY	CLKx1 HACTIVE	CLKx1 Total
NTSC	21	135	754	910
PAL/SECAM	27	186	922	1135

The value for HDELAY is calculated using the following formula:

$$\text{HDELAY} = [(\text{CLKx1_HDELAY} / \text{CLKx1_HACTIVE}) * \text{HACTIVE}] \& 0x3FE$$

CLKx1_HDELAY and CLKx1_HACTIVE are constant values, so the equation becomes:


$$\text{NTSC: HDELAY} = [(135 / 754) * \text{HACTIVE}] \& 0x3FE$$

$$\text{PAL/SECAM: HDELAY} = [(186 / 922) * \text{HACTIVE}] \& 0x3FE$$

In this equation, the HACTIVE value cannot be cropped.



Figure 14. Regions of the Video Signal



The Vertical Delay Register (VDELAY) is programmed with the delay between the rising edge of $\overline{\text{VRESET}}$ and the start of active video lines. It determines how many lines to skip before initiating the ACTIVE signal. It is programmed with the number of lines to skip at the beginning of a frame.

The Vertical Active Register (VACTIVE) is programmed with the number of lines used in the vertical scaling process. The actual number of vertical lines output from the Bt848 is equal to this register times the vertical scaling ratio. If VSCALE is set to 0x1A00 (4:1) then the actual number of lines output is VACTIVE/4. If VSCALE is set to 0x0000 (1:1) then VACTIVE contains the actual number of vertical lines output.

Note: It is important to note the difference between the implementation of the horizontal registers (HSCALE, HDELAY, and HACTIVE) and the vertical registers (VSCALE, VDELAY, and VACTIVE). Horizontally, HDELAY and HACTIVE are programmed with respect to the scaled pixels defined by HSCALE. Vertically, VDELAY and VACTIVE are programmed with respect to the number of lines before scaling (before VSCALE is applied).

Temporal Decimation

Temporal decimation provides a solution for video synchronization during periods when full frame rate can not be supported due to bandwidth and system restrictions.

For example, when capturing live video for storage, system limitations such as hard disk transfer rates or system bus bandwidth may limit the frame capture rate. If these restrictions limit the frame rate to 15 frames per second, the Bt848's time scaling operation will enable the system to capture every other frame instead of allowing the hard disk timing restrictions to dictate which frame to capture. This maintains an even distribution of captured frames and alleviates the "jerky" effects caused by systems that simply burst in data when the bandwidth becomes available.

The Bt848 provides temporal decimation on either a field or frame basis. The temporal decimation register (TDEC) is loaded with a value from 1 to 60 (NTSC) or 1 to 50 (PAL/SECAM). This value is the number of fields or frames skipped by the chip during a sequence of 60 for NTSC or 50 for PAL/SECAM. Skipped fields and frames are considered inactive, which is indicated by the ACTIVE pin remaining low.



Examples:

- TDEC = 0x02 Decimation is performed by frames. Two frames are skipped per 60 frames of video, assuming NTSC decoding.
Frames 1–29 are output normally, then ACTIVE remains low for one frame. Frames 31–59 are then output followed by another frame of inactive video.
- TDEC = 0x9E Decimation is performed by fields. Thirty fields are output per 60 fields of video, assuming NTSC decoding.
This value outputs every other field (every odd field) of video starting with field one in frame one.
- TDEC = 0x01 Decimation is performed by frames. One frame is skipped per 50 frames of video, assuming PAL/SECAM decoding.
- TDEC = 0x00 Decimation is not performed. Full frame rate video is output by the Bt848.

When changing the programming in the temporal decimation register, 0x00 should be loaded first, and then the decimation value. This will ensure that the decimation counter is reset to zero. If zero is not first loaded, the decimation may start on any field or frame in the sequence of 60 (or 50 for PAL/SECAM). On power-up, this preload is not necessary because the counter is internally reset.

When decimating fields, the FLDALIGN bit in the TDEC register can be programmed to choose whether the decimation starts with an odd field or an even field. If the FLDALIGN bit is set to logical zero, the first field that is dropped during the decimation process will be an odd field. Conversely, setting the FLDALIGN bit to logical one causes the even field to be dropped first in the decimation process.



Video Adjustments

The Bt848 provides programmable hue, contrast, saturation, and brightness.

The Hue Adjust Register (HUE)

The Hue Adjust Register is used to offset the hue of the decoded signal. In NTSC, the hue of the video signal is defined as the phase of the subcarrier with reference to the burst. The value programmed in this register is added to or subtracted from the phase of the subcarrier, which effectively changes the hue of the video. The hue can be shifted by plus or minus 90 degrees. Because of the nature of PAL/SECAM encoding, hue adjustments can not be made when decoding PAL/SECAM.

The Contrast Adjust Register (CONTRAST)

The Contrast Adjust Register (also called the luma gain) provides the ability to change the contrast from approximately 0% to 200% of the original value. The decoded luma value is multiplied by the 9-bit coefficient loaded into this register.

The Saturation Adjust Registers (SAT_U, SAT_V)

The Saturation Adjust Registers are additional color adjustment registers. It is a multiplicative gain of the U and V signals. The value programmed in these registers are the coefficients for the multiplication. The saturation range is from approximately 0% to 200% of the original value.

The Brightness Register (BRIGHT)

The Brightness Register is simply an offset for the decoded luma value. The programmed value is added to or subtracted from the original luma value which changes the brightness of the video output. The luma output is in the range of 0 to 255. Brightness adjustment can be made over a range of -128 to +127.

Automatic Chrominance Gain Control

The Automatic Chrominance Gain Control compensates for reduced chrominance and color-burst amplitudes. Here, the color-burst amplitude is calculated and compared to nominal. The color-difference signals are then increased or decreased in amplitude according to the color-burst amplitude difference from nominal. The range of chrominance gain is 0.5–2 times the original amplitude. This compensation coefficient is then multiplied by the Saturation Adjust value for a total chrominance gain range of 0–2 times the original signal. Automatic chrominance gain control may be disabled.



Low Color Detection and Removal


If a color-burst of 25 percent (NTSC) or 35 percent (PAL/SECAM) or less of the nominal amplitude is detected for 127 consecutive scan lines, the color-difference signals U and V are set to zero. When the low color detection is active, the reduced chrominance signal is still separated from the composite signal to generate the luminance portion of the signal. The resulting Cr and Cb values are 128. Output of the chrominance signal is re-enabled when a color-burst of 43 percent (NTSC) or 60 percent (PAL/SECAM) or greater of nominal amplitude is detected for 127 consecutive scan lines. Low color detection and removal may be disabled.

Coring

The Bt848 video decoder can perform a coring function, in which it forces all values below a programmed level to be zero. This is useful because the human eye is more sensitive to variations in black images. By taking near black images and turning them into black, the image appears clearer to the eye.

Four coring values can be selected: 0, 8, 16, or 32 above black. If the total luminance level is below the selected limit, the luminance signal is truncated to the black value. If the luma range is limited (i.e. black is 16), then the coring circuitry automatically takes this into account and references the appropriate value for black. Coring is illustrated in Figure 15.

Figure 15. Coring Map






Bt848 VBI Data Output Interface

A frame of video is composed of 525 lines for NTSC and 625 for PAL/SECAM. Figure 16 illustrates an NTSC video frame, in which there are a number of distinct regions. The video image or picture data is contained in the odd and even fields within lines 21 to 263 and lines 283 to 525 respectively. Each field of video also contains a region for vertical synchronization (lines 1 through 9 and 263 through 272) as well as a region which can contain non-video ancillary data (lines 10 through 20 and 272 through 283). We will refer to these regions which are between the vertical synchronization region and the video picture region as the Vertical Blanking Interval or VBI portion of the video signal.

Figure 16. Regions of the Video Frame



The Bt848 is able to capture VBI data and store it in the host memory for later processing by the Bt848 VBI decoder software. Two modes of VBI capture exist: VBI line output mode and VBI frame output mode. Both types of data may be captured during the same field.


In the VBI line output mode, VBI capture occurs during the vertical blanking interval. The start of VBI data capture is set by the VBI_HDELAY bit in the VBI Packet Size/Delay register, and is in reference to the trailing edge of the HRESET signal. The number of DWORDs of VBI data is selected by the user. Each DWORD contains 4 VBI bytes, and each VBI pixel consists of two VBI samples. For example, for a given 800 pixel line in the VBI region, there exist 1600 VBI samples, which is equivalent to 400 DWORDs of VBI data. The VBI_PKT_HI and



VBI_PKT_LO register bits are concatenated to create the 9-bit value for the number of DWORDs to be captured.


VBI line data capture occurs when the CAPTURE_EVEN register bit is enabled for the even field and CAPTURE_ODD register bit is enabled for the odd field. The VBI data is sampled at a rate of $8 \cdot F_{sc}$ and is stored in the FIFO as a sequence of 8-bit samples. Line mode VBI data is horizontally bound beginning at VBI_HDELAY pixels from the trailing edge of \overline{HRESET} and ending after the VBI_PKT number of DWORDs. Line mode VBI data is vertically bound starting at the first line following \overline{VRESET} and ending at VACTIVE. VBI register settings can only be changed on a per frame basis. The VBI timing is illustrated in Figure 17.

Figure 17. VBI Timing



Once the VBI data has been captured and stored in the Bt848 FIFO, it is treated as any other type of data. It is output over the PCI bus via RISC instructions. If the number of VBI lines desired by the user is smaller than the entire vertical blanking region, the extra data will be discarded by the use of the SKIP RISC instruction. Alternatively, if the user desires a larger VBI region in the VBI line output mode, the vertical blanking region can be extended by setting the VDELAY register bit to the appropriate value. The VBI line output mode can in effect extend the VBI region to the entire field. Figure 18 shows a block diagram of the VBI section.

Figure 18. VBI Section Block Diagram





In the VBI frame output mode, the VBI data capture occurs in the active video region and includes all the horizontal blank/sync information in the data stream. The data is vertically bound beginning at the first line during VACTIVE and ending after a fixed number of packets. The data stream is packetized into a series of 256-DWORD blocks.

A fixed number of DWORD blocks (434 for NTSC and 650 for PAL) are captured during each field. This is equivalent to 111,104 DWORDs for NTSC (434 * 256 DWORDS) and 166,400 DWORDs for PAL (650 * 256 DWORDS) per field. The VBI frame capture region may be extended to include the 10 lines prior to the default VACTIVE region by setting the EXT_FRAME register bit. VDELAY must also be set to its minimum value of 2. The extended DWORD block size is 450 DWORD blocks for NTSC and 674 DWORD blocks for PAL.

The VBI frame data capture occurs during the even field when the CAPTURE_EVEN register bit is set and the COLOR_EVEN bit is set to raw mode, and during the odd field when the CAPTURE_ODD register bit is set and the COLOR_ODD bit is set to raw mode. The captured data stream is continuous and not aligned with HSYNC.



Video Data Format Conversion

Pixel Data Path

The video decoder/scaler portion of the Bt848 generates a video data stream in packed 4:2:2 YCrCb format. The video data is then color space converted and formatted in a 32-bit wide DWORD. Figure 19 shows the steps in converting the video data from packed 4:2:2 YCrCb to the desired format. The YCrCb 4:2:2 data is up-sampled to 4:4:4 format prior to conversion to RGB. It can then be dithered, have gamma correction removed, or be presented directly to the byte swap circuit.

In the case where 4:1:1 data is desired, the 4:2:2 data is first down sampled, then packed into BtYUV format or converted to planar format and vertically subsampled to achieve the YUV9 format. Alternatively, packed 4:2:2 data may be converted to planar 4:2:2 and vertically sub-sampled to YUV12 format. The vertical subsampling is achieved via the appropriate DMA instructions (see the DMA controller section).

Bt848 also offers a Y8 color format, in which the chroma component of the packed 4:2:2 data is stripped and the luma component is packed into 8 bits. This format is otherwise known as gray scale. Table 6 shows the various color formats supported by the Bt848 and the mapping of the bytes onto 32-bit DWORDs.

Video Control Code Status Data

In addition to the pixel information, the Bt848's Video Data Format Converter provides four bits of video control status code to the FIFO. These four bits of status code STATUS[3:0] are based on inputs from the video decoder/scaler block of the Bt848, and convey information about the pixel data and the state of the video timing (Figure 19). STATUS[3:0] are used to specify the FIFO mode (packed or planar), provide information regarding the pixel data (respective position of the pixel and number of valid bytes), to indicate if the pixel data is valid, and to signal the end of a capture enabled field. See Table 8 in the FIFO section for a full list of the status codes and descriptions.



Figure 19. Video Data Format Converter






Table 6. Color Formats

Format	DWORD	Pixel Data [31:0]			
		Byte Lane 3 [31:24]	Byte Lane 2 [23:16]	Byte Lane 1 [15:8]	Byte Lane 0 [7:0]
RGB32 ⁽¹⁾	dw0	Alpha	R	G	B
RGB24	dw0	B1	R0	G0	B0
	dw1	G2	B2	R1	G1
	dw2	R3	G3	B3	R2
RGB16	dw0	{R1[7:3],G1[7:2],B1[7:3]}		{R0[7:3],G0[7:2],B0[7:3]}	
RGB15	dw0	{0,R1[7:3],G1[7:3],B1[7:3]}		{0,R0[7:3],G0[7:3],B0[7:3]}	
YUY2—YCrCb 4:2:2 ⁽²⁾	dw0	Cr0	Y1	Cb0	Y0
	dw1	Cr2	Y3	Cb2	Y2
BtYUV—YCrCb 4:1:1	dw0	Y1	Cr0	Y0	Cb0
	dw1	Y3	Cr4	Y2	Cb4
	dw2	Y7	Y6	Y5	Y4
Y8 (Gray Scale)	dw0	Y3	Y2	Y1	Y0
8-bit Dithered	dw0	B3	B2	B1	B0
VBI Data	dw0	D3	D2	D1	D0
YCrCb 4:2:2 Planar	dw0 FIFO1	Y3	Y2	Y1	Y0
	dw1 FIFO1	Y7	Y6	Y5	Y4
	dw0 FIFO2	Cb6	Cb4	Cb2	Cb0
	dw0 FIFO3	Cr6	Cr4	Cr2	Cr0
YUV12 Planar	Vertically sub-sampled to 4:2:2 by the DMA controller				
YCrCb 4:1:1 Planar	dw0 FIFO1	Y3	Y2	Y1	Y0
	dw1 FIFO1	Y7	Y6	Y5	Y4
	dw2 FIFO1	Y11	Y10	Y9	Y8
	dw3 FIFO1	Y15	Y14	Y13	Y12
	dw0 FIFO2	Cb12	Cb8	Cb4	Cb0
	dw0 FIFO3	Cr12	Cr8	Cr4	Cr0
YUV9 Planar	Vertically sub-sampled to 4:1:1 by the DMA controller				

Notes: (1). The alpha byte can be written as 0 data, or not written.
(2). UYVY can be achieved by byte swapping.



YCrCb to RGB Conversion

The 4:2:2 YCrCb data stream from the video decoder portion of the Bt848 must be converted to 4:4:4 YCrCb before the RGB conversion occurs, using an interpolation filter on the chroma data path. The even valid chroma data pass through unmodified, while the odd data is generated by averaging adjacent even data. The chroma component is upsampled using the following equations:

For $n = 0, 2, 4$, etc.

$$\begin{aligned} Cb_n &= Cb_n \\ Cr_n &= Cr_n \\ Cb_{n+1} &= (Cb_n + Cb_{n+2})/2 \\ Cr_{n+1} &= (Cr_n + Cr_{n+2})/2 \end{aligned}$$

RGB Conversion:

$$\begin{aligned} R &= 1.164(Y-16) + 1.596(Cr-128) \\ G &= 1.164(Y-16) - 0.813(Cr-128) - 0.391(Cb-128) \\ B &= 1.164(Y-16) + 2.018(Cb-128) \\ Y \text{ range} &= [16,235] \\ Cr/Cb \text{ range} &= [16,240] \\ RGB \text{ range} &= [0,255] \end{aligned}$$

Gamma Correction Removal

Bt848 provides gamma correction removal capability. The available gamma values are:

$$\begin{aligned} \text{NTSC: } RGB_{out} &= RGB_{in}^{2.2} \\ \text{PAL: } RGB_{out} &= RGB_{in}^{2.8} \end{aligned}$$

Gamma correction removal capability is not programmable on a field basis. Furthermore, gamma correction removal is not available when YCrCb data is output.

YCrCb Sub-sampling

The 4:2:2 data stream is horizontally sub-sampled to 4:1:1 using the following equations:

For $n = 0, 4, 8$, etc.:

$$\begin{aligned} Cb_n &= (Cb_n + Cb_{n+2}) \\ Cr_n &= (Cr_n + Cr_{n+2}) \end{aligned}$$

Vertical sub-sampling is supported by Bt848's YUV9 and YUV12 planar modes. In these modes, the video data is first planarized and placed in the FIFO as 4:2:2 planar or 4:1:1 planar data. The FIFO data is then vertically sub-sampled to 4:1:1 for YUV9 and 4:2:2 for YUV12 formats. The vertical sub-sampling is performed via RISC instructions that are executed by the DMA controller.

Table 6 shows an example of a 4 pixel line for YUV9 and YUV12 formats. In the YUV12 format, line 2 of Cr/Cb data is discarded and hence 4:2:2 vertical sub-sampling is achieved. In the YUV9 format, lines 2-4 of Cr/Cb data are discarded and hence 4:1:1 vertical sub-sampling is achieved.



Byte Swapping

Before the data enters the FIFO it passes through a 4-way mux to allow swapping of the bytes to support Macintosh (big endian) color data formats. The pixel DWORD PD[31:0] maps onto the FIFO input FI[31:0]. The byte-swap mux remaps the data bytes, but byte lane 0 or bits[7:0] will still be considered the first byte of the scan line.

Table 7. Byte Swapping Map

Word Swap	0		1	
Byte Swap	0	1	0	1
FIFO Inputs	Outputs of FIFO Data Formatter			
[31:24]	[31:24]	[23:16]	[15:8]	[7:0]
[23:16]	[23:16]	[31:24]	[7:0]	[15:8]
[15:8]	[15:8]	[7:0]	[31:24]	[23:16]
[7:0]	[7:0]	[15:8]	[23:16]	[31:24]
Note: The byte swapping mode is disabled during VBI data.				




Video and Control Data FIFO

The FIFO block accepts data from the video data format conversion process, buffers the data in FIFO memory, then outputs DWORDs to the DMA Controller to be burst onto the PCI bus.

Logical Organization

The 630-byte data FIFO is logically organized into 3 segments: FIFO1 = 70 words deep by 36 bits wide, FIFO2 = 35 x 36 bits, and FIFO3 = 35 x 36 bits. Each of the 140 FIFO data words provide for one DWORD of pixel data and four bits of video control code status. This is illustrated in Figure 20. The FIFOs are large enough to support efficient size burst transfers (16 to 32 data phases) in planar as well as packed mode.

Figure 20. Data FIFO Block Diagram





FIFO Data Interface

Loading data into the FIFO can begin only when valid pixels are present during the even or the odd field. The pixel DWORD PD[31:0] is stored in FI[31:0], and the video control code STATUS[3:0] is stored in FI[35:32]. The VBI data will be included in the captured sequence if VBI capture capability is enabled.

The four bits of STATUS are used to encode information about the pixel data and the state of the video timing unit (see Table 8). Video timing and control information are passed through the FIFO along with the data stream. The FIFO buffer isolates the asynchronous video input and PCI output domains. Control of the input stream can only occur from the video timing unit of the video decoder and from the configured registers. The interaction and synchronization of the DMA Controller and the RISC instruction sequence will rely solely on the output side of the FIFO.

Table 8. Status Bits

Status[3:0]		Description
0110	FM1	FIFO Mode: packed data to follow
1110	FM3	FIFO Mode: planar data to follow
0010	SOL	First active pixel/data DWORD of scan line
0001	EOL	Last active pixel/data DWORD of scan line, 4 Valid Bytes
1101	EOL	Last active pixel/data DWORD of scan line, 3 Valid Bytes
1001	EOL	Last active pixel/data DWORD of scan line, 2 Valid Bytes
0101	EOL	Last active pixel/data DWORD of scan line, 1 Valid Byte
0100	VRE	VRESET following an even field—falling edge of FIELD
1100	VRO	VRESET following an odd field—rising edge of FIELD
0000	PXV	Valid pixel/data DWORD

Capturing data to the FIFO always begins with a FIFO mode indicator code followed by pixel data. The FIFO Mode Indicator is to be stored in the FIFOs at the beginning of every capture-enabled field, when the data format is changed mid-field such as transitioning from packed VBI data to planar mode, and when video capture of a field is asynchronously enabled. The mode status codes are always stored in planar format. FIFO1 receives two copies of the status code, while FIFO2 and FIFO3 each receive one copy.

The SOL code is packed in the FIFO with the first valid pixel data byte, which is the first pixel DWORD for the scan line. The EOL code is packed in the FIFO with the last valid pixel data byte, which is the last DWORD location written to the FIFO for the scan line. The EOL code indicates one to four valid bytes. The VRE/VRO code is stored in the FIFO at the end of a capture-enabled field. The DMA controller activates the appropriate PCI byte enables by the time a given DWORD arrives on the output side of the FIFO.



The DMA Controller will guarantee that the FIFO does not fill, therefore the VDFC has no responsibility for FIFO overruns. The DMA Controller will be able to resynchronize to data streams that are shorter or longer than expected.

Note that planar mode and packed mode data can be present in the FIFOs at the same time if a bus access latency persists across a FIELD transition, or if packed VBI data proceeds planar YCrCb data.

Physical Implementation

The three FIFO outputs are delivered in parallel so that the DMA Controller can monitor the FIFOs and perform skipping (reading and discarding data), if necessary, on all three simultaneously.

Due to the latency in determining the number of DWORDs placed in each FIFO, a FIFO Full (FFULL) condition is indicated prior to the FIFO count reaching the maximum FIFO size. The FIFO is considered FFULL when the FIFO Count (FCNT) value equals or exceeds the FFULL value.

FSIZE1 = 70	FFULL1 = 68
FSIZE2 = 35	FFULL2 = 34
FSIZE3 = 35	FFULL3 = 34
FSIZET = 140	FFULLT = 136

A read must occur on the same cycle as FFULL, otherwise data will overflow and will be overwritten. The maximum bus latencies for various video formats and modes are shown in Table 9.

FIFO Input/Output Rates

The input and output ports of the Bt848's FIFO can operate simultaneously and are asynchronous to one another.

The maximum FIFO input rate would be for consecutive writes of PAL video at 17.73 MHz. However, there will never be consecutive-pixel-cycle writes to the same FIFO. The fastest FIFO write sequence is F1, F2, F1, F3. Therefore, the fastest write rate to any FIFO is less than or equal to half of the pixel rate.

The maximum FIFO output read rate is one FIFO word at the PCI clock rate (33 MHz). All three FIFOs can be read simultaneously. Some bus systems may be designed with PCI clocks slower than 33 MHz. The Bt848 data FIFO only supports systems where the maximum input data rate is less than the output data rate. It can support a input video clock (17.73 MHz) faster than the PCI clock (16 MHz) as long as the video data rate does not exceed the available PCI burst rate.



Table 9. Table of PCI Bus Access Latencies

Video Format	Resolution	Mode	Max Bus Latency Before FIFO Overflow (uS)
NTSC 30 fps	640 x 480	RGB32	10
		RGB24	13
		RGB16/YCrCb 4:2:2	20
		YCrCb 4:1:1	27
		Y8, 8-bit dithered, VBI	41
NTSC 30 fps	320 x 240	RGB32	20
		RGB24	27
		RGB16/YCrCb 4:2:2	41
		YCrCb 4:1:1	55
		Y8, 8-bit dithered, VBI	83
PAL/SECAM 25 fps	768 x 576	RGB32	8
		RGB24	11
		RGB16/YCrCb 4:2:2	17
		YCrCb 4:1:1	23
		Y8, 8-bit dithered, VBI	34
PAL/SECAM 25 fps	384 x 288	RGB32	17
		RGB24	23
		RGB16/YCrCb 4:2:2	34
		YCrCb 4:1:1	46
		Y8, 8-bit dithered, VBI	69
Effective Rate: NTSC 640 x 480 12.27 (Pixels/Sec) NTSC 320 x 240 6.14 NTSC 720 x 480 13.50 PAL 768 x 576 14.75 PAL 384 x 288 7.38			
The above figures are based on a 33.33 MHz PCI bus. Max Bus Latency before FIFO Overflow (uS) = FIFO FAFULL Limit (Effective Rate*Number of Bytes/Pixel)			



DMA Controller

The Bt848 incorporates a unique DMA controller architecture which gives the capture system great flexibility in its ability to deliver data to memory. It is architected as a small RISC engine which runs on a set of instructions generated and maintained in host system memory by the Bt848 device driver software.


In this architecture, the DMA can dynamically change target memory address from one video line to the next. This enables multiple memory targets to be established for various components of each video frame. For example, an NTSC video frame contains four discrete components which require separate target memory locations: even field video image data, odd field video image data, line 21 closed captioning data and line 15 teletext data. The Bt848 DMA can concurrently support a display memory target for the even field image, and three separate system memory targets for the odd field image, line 21 data and line 15 data respectively.

The Bt848 device driver software creates a RISC program which runs the DMA controller. The RISC program resides in host system memory. Through the use of the PCI target, the RISC program puts its own starting address in a Bt848 register and makes it available to the DMA controller. The DMA controller then requests that the PCI initiator fetch an instruction. The RISC instructions available are WRITE, SKIP, SYNC, and JUMP.

The decoded composite video data is stored in the Bt848 FIFOs and the DMA controller presents the data to the PCI initiator and requests that the data be output to the target memory. The PCI initiator outputs the pixel data on the PCI bus after gaining access to the PCI bus. It is the responsibility of the DMA controller to prevent and manage the overflow of the Bt848 FIFOs. This is illustrated in Figure 21.



Figure 21. RISC Block Diagram



Target Memory

The Bt848's FIFO DWORDs are perfectly aligned to the PCI bus, i.e. bit 0 of the FIFO DWORDs lines up with bit AD[0] on the PCI bus. Thus, video scan line data is aligned to target memory locations, and data path combinational logic between the FIFO and the PCI bus is not required.

The target memory for a given scan line of data is assumed to be linear, incrementing, and contiguous. For a 1024-pixel scan line a maximum of 4 KB of contiguous physical memory is required. Each scan line can be stored anywhere in the 32-bit address space. A scan line can be broken into segments with each segment sent to a different target area. An image buffer can be allocated to line fragments anywhere in the physical memory, as the line sequence is arbitrary.

RISC Program Setup and Synchronization

There are two independent sets of RISC instructions in the host memory, one for the odd field and the other for the even field. The first field begins with a synchronization instruction (See SYNC in Table 10) indicating packed or planar data from the FIFO (STATUS[3:0] = FM1 or FM3), and it ends with a SYNC instruction indicating an even or an odd field to follow (STATUS[3:0] = VRE or VRO). The second field begins with a SYNC instruction and ends with a SYNC instruction followed by a JUMP instruction back to the first field. The SYNC instructions allow the synchronization of the FIFO output and the RISC program start/end points.



The software will set up a pixel data flow by creating a RISC instruction sequence in the host memory for the odd and even fields. The DMA controller normally branches through the RISC instruction sequence via JUMP instructions. The RISC program sequence only needs to be changed when the parameters of the video capture/preview mode change, otherwise the DMA controller continuously cycles through the same program which is set up once for control of an entire frame.

RISC Instructions

There exist five types of packed mode RISC instructions (WRITE, WRITEC, SKIP, SYNC, JUMP) to control the data stored in the FIFO. Three additional planar mode instructions exist, which replace the simple packed mode WRITE/SKIP instructions. Instruction details are listed in Table 10. The DMA controller switches from packed mode to planar mode or vice versa based on the status codes flowing through the FIFOs along with the pixel data.

Table 10. RISC Instructions (1 of 5)

Instruction	Opcode	DWORDS	Description		
WRITE	0001	2	Write packed mode pixels to memory from the FIFO beginning at the specified target address.		
			DWORD0:		
			[11:0]	Byte Count	
			[15:12]	Byte Enables	
			[23:16]	Reset/Set RISC_STATUS	
			[24]	IRQ	
			[25]	Reserved	
			[26]	EOL	
			[27]	SOL	
			[31:28]	Opcode	
			DWORD1:		
			[31:0]	32-bit Target Address	Byte Address of first pixel byte.



Table 10. RISC Instructions (2 of 5)

Instruction	Opcode	DWORDS	Description		
WRITE123	1001	5	Write pixels to memory in planar mode from the FIFOs beginning at the specified target addresses.		
			DWORD0:		
			[11:0]	Byte Count #1	Byte transfer count from FIFO1
			[15:12]	Byte Enables	
			[23:16]	Reset/Set RISC_STATUS	
			[24]	IRQ	
			[25]	Reserved	
			[26]	EOL	
			[27]	SOL	
			[31:28]	Opcode	
			DWORD1:		
			[11:0]	Byte Count #2	Byte transfer count from FIFO2 and FIFO3
			[31:12]	Reserved	
			DWORD2:		
			[31:0]	32-bit Target Address	Byte Address for Y data from FIFO1
			DWORD3:		
			[31:0]	32-bit Target Address	Byte Address for Cb data from FIFO2
DWORD4:					
[31:0]	32-bit Target Address	Byte Address for Cr data from FIFO3			



Table 10. RISC Instructions (3 of 5)

Instruction	Opcode	DWORDS	Description		
WRITE1S23	1011	3	Write pixels to memory in planar mode from the FIFO1 beginning at the specified target addresses. Skip pixels from FIFO2 and FIFO3. This instruction is used to achieve the YUV9 and YUV12 color modes, where the chroma components are sub-sampled.		
			DWORD0:		
			[11:0]	Byte Count #1	Byte transfer count from FIFO1
			[15:12]	Byte Enables	
			[23:16]	Reset/Set RISC_STATUS	
			[24]	IRQ	
			[25]	Reserved	
			[26]	EOL	
			[27]	SOL	
			[31:28]	Opcode	
			DWORD1:		
			[11:0]	Byte Count #2	Byte skip count from FIFO2 and FIFO3
			[31:12]	Reserved	
			DWORD2:		
[31:0]	32-bit Target Address	Byte Address for Y data from FIFO1			
WRITEC	0101	1	Write packed mode pixels to memory from the FIFO continuing from the current target address.		
			DWORD0:		
			[11:0]	Byte Count	
			[15:12]	Byte Enables	
			[23:16]	Reset/Set RISC_STATUS	
			[24]	IRQ	
			[25]	Reserved	
			[26]	EOL	
			[27]	SOL	Cannot be set
			[31:28]	Opcode	



Table 10. RISC Instructions (4 of 5)

Instruction	Opcode	DWORDs	Description	
SKIP	0010	1	Skip pixels by discarding byte count # of bytes from the FIFO. This may start and stop in the middle of a DWORD.	
			DWORD0:	
			[11:0]	Byte Count
			[15:12]	Reserved
			[23:16]	Reset/Set RISC_STATUS
			[24]	IRQ
			[25]	Reserved
			[26]	EOL
			[27]	SOL
			[31:28]	Opcode
SKIP123	1010	2	Skip pixels in planar mode by discarding byte count #1 of bytes from the FIFO1 and byte count #2 from FIFO2 and FIFO3. This may start and stop in the middle of a DWORD.	
			DWORD0:	
			[11:0]	Byte Count #1
			[15:12]	Reserved
			[23:16]	Reset/Set RISC_STATUS
			[24]	IRQ
			[25]	Reserved
			[26]	EOL
			[27]	SOL
			[31:28]	Opcode
			DWORD1:	
			[11:0]	Byte Count #2
			[31:12]	Reserved



Table 10. RISC Instructions (5 of 5)

Instruction	Opcode	DWORDS	Description		
JUMP	0111	2	Jump the RISC program counter to the jump address. This allows unconditional branching of the sequencer program.		
			DWORD0:		
			[15:0]	Reserved	
			[23:16]	Reset/Set RISC_STATUS	
			[24]	IRQ	
			[27:25]	Reserved	
			[31:28]	Opcode	
			DWORD1:		
			[31:0]	Jump Address	DWORD-aligned
SYNC	1000	2	Skip all data in FIFO until the RISC instruction status bits equal to the FIFO status bits.		
			DWORD0:		
			[3:0]	Status	
			[14:4]	Reserved	
			[15]	RESYNC	A value of 1 disables FDSR errors
			[23:16]	Reset/Set RISC_STATUS	
			[24]	IRQ	
			[27:25]	Reserved	
			[31:28]	Opcode	
			DWORD1:		
[31:0]	Reserved				

Each RISC instruction consists of 1 to 5 DWORDS. The 32 bits in the DWORDS relay information such as the opcode, target address, status codes, synchronization codes, byte count/enables, and start/end of line codes.

The SOL bit in the WRITE and SKIP instructions indicate that this particular instruction is the first instruction of the scan line. The EOL bit in the WRITE and SKIP instructions indicate that this particular instruction is the last instruction of the scan line. An EOL flag from the FIFO along with the last DWORD for the scan line coincide with finishing the last instruction of the scan line. If the FIFO EOL condition occurs early, then the current instruction and all instructions leading up to the one that contains the EOL flag are aborted. If there is only one instruction to process the line, both SOL and EOL bits will be set.



WRITE, WRITEC and SKIP control the processing of active pixel data stored in the FIFO. These three instructions alone control the sequence of *packed mode* data written to target memory on a byte resolution basis. The WRITEC instruction does not supply a target address. Instead, it relies on continuing from the current DMA pointer contained in the target address counter. This value is updated and kept current even during SKIP mode or FIFO overruns. However, WRITEC cannot be used to begin a new line, i.e. this instruction cannot have the SOL bit set.

WRITE123, WRITE1S23, and SKIP123 control the processing of active pixel data stored in the FIFOs. These three instructions alone control the sequence of *planar mode* data written to target memory on a byte resolution basis. The WRITE1S23 instruction supports further decimation of chroma on a line basis. For each of these instructions, the same number of bytes will be processed from FIFO2 and FIFO3.

The JUMP instruction is useful for repeating the same even/odd program for every frame or switching to a new program when the sequence needs to be changed without interrupting the pixel flow.

The SYNC instruction is used to synchronize the RISC program and the pixel data stream. The DMA controller achieves this through the use of the status bits in DWORD0 of the SYNC instruction, and by matching them to the four FIFO status bits provided along with the pixel data. Once the DMA controller has matched the status bits between the FIFO and the RISC instruction, it proceeds with outputting data. Prior to establishing synchronization, the DMA controller reads and discards the FIFO data.

Opcodes 0000 and 1111 are reserved to detect instruction errors. If these opcodes or the other unused opcodes are detected, an interrupt will be set. The DMA Controller will stop processing until the RISC program is re-enabled. This also applies to SYNC instructions specifying unused or reserved status codes. Detecting RISC instruction errors is useful for detecting software errors in programming, or ensuring that the DMA Controller is following a valid RISC sequence. In other words, it ensures that the program counter is not pointing to the wrong location.

All unused/reserved bits in the instruction DWORDs must be set to zero.

Complex Clipping


It is necessary to be able to clip the video image before it is put onto the PCI bus when writing video data directly into on-screen display memory. The Bt848 supports complex clipping of the video image for those applications which require the displayed video picture to be occluded by graphics objects such as pull-down menu, overlaying graphics window, etc. Typically, a target graphics frame buffer controller cannot provide overlay control for the video pixel data stream when it being provided by a PCI bus master peripheral to the graphics PCI host interface.

The Bt848 implements clipping by blocking the video image as it is being put onto the PCI bus in the areas where graphics are to be displayed, that is, where graphics objects are “overlaying” the video image. The Bt848 cuts out portions of the video image so that it can “inlay” or fit around the displayed graphics objects.



A clip list is provided through the graphics system DirectDRAW Interface (DDI) provider to the Bt848 device driver software to indicate the areas of the display where the video image is to be occluded. The Bt848 driver software interprets the clip list and generates a RISC program that blocks writing of video pixels that are to be occluded. This is illustrated in Figure 22.

Figure 22. Example of Bt848 Performing Complex Clipping



Executing Instructions

Once the DMA controller has achieved synchronization between the FIFO and the RISC program, it proceeds with executing the RISC instructions. The data in the FIFO will be aligned with the data bytes expected by the RISC instructions. The DMA controller reads RISC instructions and performs burst writes from the FIFO.

The DMA controller can be programmed to wait for 4, 8, 16, or 32 DWORDs in the FIFO before executing a WRITE instruction. Setting this FIFO trigger point optimizes the bus efficiency, by not allowing the DMA controller to access the bus every time a DWORD enters the FIFO. However, the FIFO trigger point is ignored in the case where the DMA controller is near the end of an instruction and the number of DWORDs left to transfer is less than the number of DWORDS in the FIFO. By allowing the instruction to complete, even if the FIFO is below its trigger point, the RISC instructions can be flushed sooner for every scan line. Otherwise, the DMA controller may have to wait for many scan lines before the required number of DWORDs are present in the FIFO, especially when capturing highly scaled down images. There may be several horizontal lines before another DWORD enters the FIFO.



The FIFO trigger point is ignored by the DMA controller during all SKIP instructions. In the planar mode, the trigger points for the FIFOs should be set to the same level, even though the luma data is being stored in the Y FIFO at least twice as fast the chroma data is being stored in the Cr and Cb FIFOs. This ensures that the Y FIFO will be selected first to burst data onto the PCI bus.

When the initiator is disconnected from the PCI bus while in the planar mode, it is essential to regain control of the bus as soon as possible and to deliver any queued DWORDs. The DMA controller will ignore the FIFO trigger point as it needs to empty the FIFO immediately, otherwise it may not have a chance to empty the rest of the FIFOs before it has to relinquish the bus. This is not a concern in the packed mode because all three FIFOs are treated as one large FIFO.

The DMA controller immediately stops burst data writes and RISC instruction reads when the PCI target detects a parity error while the PCI initiator is reading the instruction data. This condition also causes an interrupt.

FIFO Over-run Conditions

There will be cases where the Bt848 PCI initiator cannot gain control of the PCI bus, and the DMA controller is not able to execute the necessary WRITE instructions. Instead of writing data to the bus, the DMA controller reads data out of the FIFO and discards the data. To the FIFO, it appears as if the DMA controller is outputting to the bus. This allows the FIFO over-runs to be handled gracefully, with minimal loss of data. The Bt848 is not required to abort a whole scan during FIFO over-runs. The DMA controller keeps track of the data to the nearest byte, and is able to deliver the rest of the scan line in the case the FIFO over-run condition is cleared.

The Bt848 DMA controller is normally monitoring the FIFO Full counters (FFULL) to determine how full the FIFOs are. However, before the DMA controller begins a burst write operation to process a WRITE instruction, it is desirable to have some headroom in the FIFO to allow for more data to enter, while the PCI initiator is waiting for the target to respond. Hence, the Bt848 monitors the FIFO Almost Full (FAFULL) counts. The Difference between FFULL and FAFULL provides the necessary headroom to handle target latency. Table 11 shows the FIFO size and FIFO Full/Almost Full counts in units of DWORDs.

Table 11. FIFO Full/Almost Full Counts

FIFO	Size	FFULL	FAFULL
FIFO1	70	68	64
FIFO2	35	34	32
FIFO3	35	34	32
Total	140	136	128



Prior to the DMA controller executing the address phase of a PCI write transaction to process a WRITE instruction, the FIFO count value must be below the FAFULL level. At all other times, the FIFOs must be maintained below the FFULL level. The FIFO counters for all three FIFOs are monitored for full/almost full conditions in both planar and packed modes.

Once the DMA controller begins the PCI bus transaction, it has committed to a target DMA start address. If the FIFO overflows while it is waiting for the target to respond, then the initiator must terminate the transaction just after the target responds. This is due to the fact that the DMA controller will have to start discarding the FIFO data, since the target pointer and the data are out of sync. This terminating condition will be communicated to the Bt848 device driver by setting an interrupt bit that indicates interfacing to unreasonably slow targets.

If an instruction is exhausted while the FIFO is in an over-run condition, the Bt848 DMA controller will continue discarding the FIFO data during the next pre-fetched instruction as well. If the DMA controller runs out of RISC instructions, the FIFO continues to fill up, and PCI bus access is still denied, then the DMA controller will continue discarding FIFO data for the remainder of that scan line. Once the Bt848 DMA controller detects the EOL control bits from the FIFO, it will attempt to gain access to the PCI bus and resynchronize itself with the RISC instruction EOL status bits. However, if the DMA controller is not successful in getting control of the bus, it will keep track of the number of scan lines discarded out of the FIFO and will resynchronize itself with the RISC program based on the number of EOL control signals detected.

The planar mode requires that the DMA controller give priority to the Y FIFO to be emptied first. In the case that there is a very long latency in getting access to the PCI bus, all three FIFOs will be almost full when the bus is finally granted. While bursting the Y data, the CrCb data is likely to overflow. Attempting to deliver data from each FIFO to the bus will yield poor bus performance. Preference is given to the Y FIFO to finish the burst write operation, and if Cr or Cb FIFOs each reach a full condition, then the DMA controller will discard their data in parallel to delivering the Y data.

FIFO Data Stream Resynchronization

The Bt848 DMA controller is constantly monitoring whether there is a mismatch between the amount of data expected by the RISC instruction and the amount of data being provided by the FIFO. The DMA controller then corrects for the mismatches and realigns the RISC program and the FIFO data stream.

For example, if the FIFO contains a shorter video line than expected by the RISC instruction, the DMA controller detects the EOL control code from the FIFO earlier than expected. The DMA controller then aborts the rest of the RISC instructions until it detects the EOL control code from the RISC program.


If the FIFO contains a longer video line than expected by the RISC instruction, the DMAC will not detect the EOL control code from the FIFO at the expected time. The DMAC will continue reading the FIFO data, however it will discard the additional FIFO data until it reaches the EOL control code from the FIFO.



Similarly, if the FIFO provides a smaller number of scan lines per field than expected by the RISC program, the end of field control codes from the FIFO (VRE/VRO) will arrive early. The DMA controller then aborts all RISC instructions until the SYNC status codes from the RISC instruction match the end of field status codes from the FIFO.

If the FIFO provides a larger number of scan lines per field than expected by the RISC program, the end of field control codes from the FIFO (VRE/VRO) will not arrive at the expected time. Again, the FIFO data is read by the DMAC and discarded until the SYNC status codes from the RISC instruction match the end of field status codes from the FIFO.

The DMA controller manages all of the above error conditions, but the FIFO Data Stream Resynchronization interrupt bit will be set as well.



ELECTRICAL INTERFACES

Input Interface

Analog Signal Selection

The Bt848 contains an on-chip 3:1 mux. This mux can be used to switch between three composite sources or two composite sources and one S-video source. In the first configuration, connect the inputs of the mux (MUX0, MUX1 and MUX2) to the three composite sources. In the second configuration, connect two inputs to the composite sources and the other input to the luma component of the S-video connector. In both configurations the output of the mux (MUXOUT) should be connected to the input to the luma A/D (YIN) and the input to the sync detection circuitry (SYNCDET). When implementing S-video, the input to the chroma A/D (CIN) should be connected to the chroma signal of the S-video connector.

Use of the multiplexer is not a requirement for operation. If digitization of only one video source is required, the source may be connected directly to YIN and SYNCDET.

Multiplexer Considerations

The multiplexer is not a break-before-make design. Therefore, during the multiplexer switching time it is possible for the input video signals to be momentarily connected together through the equivalent of 200 Ω .

The multiplexers cannot be switched on a real-time pixel-by-pixel basis.

Autodetection of NTSC or PAL/SECAM Video

If the Bt848 is configured to decode both NTSC and PAL/SECAM, the Bt848 can be programmed to automatically detect which format is being input to the chip. Autodetection will select the proper clock source for the format detected, (if NTSC is detected, XTAL0 is selected; if PAL/SECAM is detected, XTAL1 is selected.)

The Bt848 determines the video source input to the chip by counting the number of lines in a frame. Based on the result, the format of the video is determined, and XT0 or XT1 is selected for the clock source. Automatic format detection will select the clock source, but it will not program the required registers.



Flash A/D Converters

The Bt848 uses two on-chip flash A/D converters to digitize the video signals. YREF+, CREF+ and YREF-, CREF- are the respective top and bottom of the internal resistor ladders.

The input video is always AC-coupled to the decoder. CREF- and YREF- are connected to analog ground. The voltage levels for YREF+ and CREF+ are controlled by the gain control circuitry. If the input video momentarily exceeds the corresponding REF+ voltage it is indicated by LOF and COF in the STATUS register.

A/D Clamping

An internally generated clamp control signal is used to clamp the inputs of the A/D converter for DC restoration of the video signals. Clamping for both the YIN and CIN analog inputs occurs within the horizontal sync tip. The YIN input is always restored to ground while the CIN input is always restored to CLEVEL. CLEVEL must be set with an external resistor network so that it is biased to the midpoint between CREF- and CREF+. External clamping is not required because internal clamping is automatically performed.

Power-up Operation

Upon power-up, the status of the Bt848's registers is indeterminate. The $\overline{\text{RST}}$ signal must be asserted to set the register bits to their default values. The Bt848 device defaults to NTSC-M format upon reset.

Automatic Gain Controls

The REFOUT, CREF+ and YREF+ pins should be connected together as shown in Figure 23. In this configuration, the Bt848 controls the voltage for the top of the reference ladder for each A/D. The automatic gain control adjusts the YREF+ and CREF+ voltage levels until the back porch of the Y video input generates a digital code 0x38 from the A/D.

Crystal Inputs and Clock Generation

The Bt848 has two pairs of pins, XT0I/XT0O and XT1I/XT1O, that are used to input a clock source. If both NTSC and PAL video are being digitized, both clock inputs must be implemented. The XT0 port is used to decode NTSC video and must be configured with a 28.63636 MHz source. The XT1 port is used to decode PAL video and must be configured with a 35.46895 MHz source.

If the Bt848 is configured to decode either NTSC or PAL but not both, then only one clock source must be provided to the chip and it must be connected to the XT0I/XT0O port. If a crystal input is not used, the crystal amplifiers are internally shut down to save power.



Crystals are specified as follows:

- 28.636363 MHz or 35.468950 MHz
- Third overtone
- Parallel resonant
- 30 pF load capacitance
- 50 ppm
- Series resistance 40 Ω or less

The following crystals are recommended for use with the Bt848:

- 1 Standard Crystal**
(818) 443-2121
2BAK28M636363GLE30A
2BAK35M468950GLE30A
- 2 MMD**
(714) 444-1402
A30AA3-28.63636 MHz
A30AA3-35.46895 MHz
- 3 GED**
(619) 591-4170
PKHC49-28.63636-.030-005-40R, 3rd overtone crystal
PKHC49-35.46895-.030-005-40R, 3rd overtone crystal
- 4 M-Tron**
(800) 762-8800
MP-1 28.63636, 3rd overtone crystal
MP-1 35.46895, 3rd overtone crystal
- 5 Monitor**
(619) 433-4510
MM49X3C3A-28.63636, 3rd overtone crystal
MM49X3C3A-35.46895, 3rd overtone crystal
- 6 CTS**
(815) 786-8411
R3B55A30-28.63636, 3rd overtone crystal
R3B55A30-35.46895, 3rd overtone crystal
- 7 Fox**
(813) 693-0099
HC49U-28.63636, 3rd overtone crystal
HC49U-35.46895, 3rd overtone crystal

The two clock sources may be configured with either single-ended oscillators, fundamental cut crystals or third overtone mode crystals, parallel resonant. If single-ended oscillators are used they must be connected to XT0I and XT1I. The clock source options and circuit requirements are shown in Figure 24.

The clock source tolerance should be 50 parts-per-million (ppm) or less. Devices that output CMOS voltage levels are required. The load capacitance in the crystal configurations may vary depending on the magnitude of board parasitic capacitance. The Bt848 is dynamic, and, to ensure proper operation, the clocks must always be running, with a minimum frequency of 28.64 MHz.



Figure 23. Typical External Circuitry







Figure 24. Clock Options






2X Oversampling and Input Filtering

Digitized video needs to be bandlimited in order to avoid aliasing artifacts. Because the Bt848 samples the video data at $8x F_{sc}$ (over twice the normal rate), no filtering is required at the input to the A/Ds. The analog video needs to be band limited to 14.32 MHz in NTSC and 17.73 MHz in PAL/SECAM mode. Normal video signals do not require additional external filtering. However, if noise or other signal content is expected above these frequencies, the optional anti-aliasing filter shown in Figure 23 may be included in the input signal path. After digitization, the samples are digitally low pass filtered and then decimated to $4x F_{sc}$. The response of the digital low pass filter is shown in Figure 25. The digital low pass filter provides the digital bandwidth reduction to limit the video to 6 MHz.

Figure 25. Luma and Chroma 2x Oversampling Filter





PCI Bus Interface

The PCI local bus is an architectural, timing, electrical, and physical interface that allows the Bt848 to interface to the local bus of a host CPU. Bt848 is fully compliant with PCI Rev. 2.1 specifications.

The supported bus cycles for the PCI initiator and target are as follows:

- Memory Read
- Memory Write

The supported bus cycles for the PCI target only are as follows:

- Configuration Read
- Configuration Write
- Memory Read Multiple
- Memory Read Line
- Memory Write and Invalidate

Memory Write and Invalidate is treated in the same manner as Memory Write. Memory Read Multiple and Memory Read Line are treated in the same manner as Memory Read.

The unsupported PCI bus features are as follows:


- 64-bit Bus Extension
- I/O Transactions
- Special, Interrupt Acknowledge, Dual Address Cycles
- Locked Transactions
- Caching Protocol
- Initiator Fast Back-to-back Transactions to Different Targets

As a PCI master, Bt848 supports agent parking, $AD[31:0]$, $\overline{CBE}[3:0]$, and PAR driven if \overline{GNT} is asserted and follows an idle cycle (regardless of the state of $BUS MASTER$).

All bus commands accepted by the Bt848 as a target require a minimum of 3 clock cycles. This allows for a full internal clock cycle address decode time (medium devsel timing) and a registered state machine interface. Write burst transactions can continue with zero wait state performance on the fourth clock cycle and onward (unless writing to video decoder/scaler registers). All read burst transactions contain 1 wait-state per data phase. A block diagram of the PCI interface is shown in Figure 26.



Figure 26. PCI Block Diagram





General Purpose I/O Port

The Bt848 provides a 24-bit wide general purpose I/O port. There are two modes of operation for the GPIO port: normal mode and synchronous pixel interface (SPI) mode. In the normal mode, the GPIO port is used as a general purpose port enabling 24-bits of data to be input or output (Figure 27). In the SPI input mode, the GPIO port can be used to input the video data from an external video decoder and bypass the Bt848's video decoder block (Figure 28). In the SPI output mode, the output of the Bt848's video decoder can be passed over the GPIO bus (Figure 29), while being utilized by the rest of the Bt848 circuitry.

In addition to the 24 I/O bits, the GPIO port includes an interrupt pin, and a write enable pin. The GPINTR signal sets the bit in the interrupt register and causes an interrupt condition to occur. The GPWE signal enables sampling of the data on the GPIO port and places the data in an internal GPIO register. The polarity of the GPWE pin is programmable.

GPIO Normal Mode

In the GPIO normal mode, each of the general purpose I/O pins can be programmed individually. An internal register (GPOE) can be programmed to enable the output buffers of the pins selected as outputs. The contents of the GPDATA register are put on the enabled GPIO output pins. In the case where the GPIO pins are used as general purpose input pins, the contents of the GPIO data register are ignored and the signals on the GPIO bus pins are read through a separate register.

The GPIO normal mode allows PCI burst transfers by providing a 64-DWORD contiguous address space. This allows the PCI bus to burst 64 DWORDs without having to resend the address for each DWORD. The 32-bit PCI DWORD is truncated and only the lower 24 bits are output over the GPIO port. This in effect provides a high speed bus interface for non-PCI external devices.

Figure 27. GPIO Normal Mode






Figure 28. GPIO SPI Input Mode





Figure 29. GPIO SPI Output Mode



GPIO SPI Modes

In the SPI input and output modes, the GPIO pins are mapped as shown in Table 12. Note that the GPIO signal names correspond to those of a stand-alone video decoder such as the Bt819A or Bt829. A separate clock pin (GPCLK) is used for the clock signal. In the SPI input mode, the GPCLK signal is used to input an external clock signal. In the SPI output mode, the GPCLK signal is used to output the Bt848's CLKx1 (4*Fsc). Figure 30 and Figure 31 show the basic timing relationships for the SPI output mode. In the SPI input mode, it is assumed that a video decoder similar to the Bt819A or Bt829 is connected to the GPIO port.

The YCrCb 4:2:2 pixel stream follows the CCIR recommendation when the RANGE bit in the Output Format register is set to a logical zero. CCIR 601 specifies that nominal video will have Y values ranging from 16 to 235, and the Cr and Cb values will range from 16 to 240. However, excursions outside this range are allowed to handle non-standard video. The only mandatory requirement is that 0 and 255 be reserved for timing information.



Table 12. Synchronous Pixel Interface (SPI) GPIO Signals

GPIO	Signal	Description	Pin Number
[23]	$\overline{\text{HRESET}}$	A 64-clock-long active low pulse. It is output following the rising edge of CLKx1. The falling edge of $\overline{\text{HRESET}}$ indicates the beginning of a new video line.	82
[22]	$\overline{\text{VRESET}}$	An active low signal that is at least two lines long (for non-VCR sources, $\overline{\text{VRESET}}$ is normally six lines long). It is output following the rising edge of CLKx1. The falling edge of $\overline{\text{VRESET}}$ indicates the beginning of a new field of video output. The falling edge of $\overline{\text{VRESET}}$ lags the falling edge of $\overline{\text{HRESET}}$ by two clock cycles at the start of an odd field. At the start of even fields, the falling edge of $\overline{\text{VRESET}}$ is in the middle of a scan line, horizontal count (HPIXEL/2)+1, on scan line 263 for NTSC and scan line 313 for PAL.	83
[21]	HACTIVE	An active high signal that indicates the beginning of the active video and is output following the rising edge of CLKx1. The HACTIVE flag is used to indicate where nonblanking pixels are present. The start and the end of the HACTIVE signal can be adjusted by programming the HDELAY and HACTIVE registers.	84
[20]	DVALID	An active high pixel qualifier that indicates whether or not the associated pixel is valid. DVALID is independent of the HACTIVE and VACTIVE signals. DVALID indicates which pixels are valid. DVALID will toggle high outside of the active window, indicating a valid pixel outside the programmed active region.	85
[19]	CBFLAG	An active high pulse that indicates when Cb data is being output on the chroma stream. During invalid pixels, CBFLAG holds the value of the last valid pixel.	86
[18]	FIELD	When high, indicates that an even field (field 2) is being output; when low it indicates that an odd field (field 1) is being output. The transition of FIELD is synchronous with the end of active video (i.e. the trailing edge of ACTIVE). The same information can also be derived by latching the $\overline{\text{HRESET}}$ signal with $\overline{\text{VRESET}}$.	87
[17]	VACTIVE	An active high signal that indicates the beginning of the active video and is output following the rising edge of CLKx1. The VACTIVE flag is used to indicate where nonblanking pixels are present. The start and the end of the VACTIVE signal can be adjusted by programming the VDELAY and VACTIVE registers.	88
[16]	VBISEL	An active high signal that indicates the beginning and end of the vertical blanking interval. The end of VBISEL will adjust accordingly when VDELAY is changed.	89
[15:8]	Y[7:0]	Digital pins for the luminance component of the video data stream.	92–99
[7:0]	CrCb[7:0]	Digital pins for the chrominance component of the video data stream	110–117



Figure 30. Basic Timing Relationships for SPI Mode







Figure 31. Video Timing in SPI Mode



- Notes: (1). HRESET precedes VRESET by two clock cycles at the beginning of fields 1, 3, 5 and 7 to facilitate external field generation.
 2. ACTIVE pin may be programmed to be composite ACTIVE or horizontal ACTIVE.
 3. FIELD transitions with the end of horizontal active video defined by HDELAY and HACTIVE.



I²C Interface

The Inter-Integrated Circuit (I²C) bus is a two-wire serial interface. Serial clock and data lines, SCL and SDA, are used to transfer data between the bus master and the slave device.

The Bt848 implements a single master I²C system, allowing no other I²C master devices, but many slaves may be in the system. The timing for the bus will be derived from the PCI clock which may be 33 MHz or slower. Bt848's fixed divide by 16 divider provides a timing resolution of 0.48 μs. A programmable register determines the additional divide ratio to divide the clock down to 100 KHz or slower rates. The formula for the I²C bit rate is as follows:


$$\text{Bit Rate} = \frac{\text{PCI Clock Rate}}{4 \times (16 \times I2CDIV + 4)}$$

where: $I2CDIV$ = Register bits in the I²C Data/Control Register

An I²C slave may slow down the data transfer rate even further by inserting wait states.

The relationship between SCL and SDA is decoded to provide both a start and stop condition on the bus. To initiate a transfer on the I²C bus, the master must transmit a start pulse to the slave device. This is accomplished by taking the SDA line low while the SCL line is held high. The master should only generate a start pulse at the beginning of the cycle, or after the transfer of a data byte to or from the slave. To terminate a transfer, the master must take the SDA line high while the SCL line is held high. The master may issue a stop pulse at any time during an I²C cycle. Since the I²C bus will interpret any transition on the SDA line during the high phase of the SCL line as a start or stop pulse, care must be taken to ensure that data is stable during the high phase of the clock. This is illustrated in Figure 32.

Figure 32. The Relationship between SCL and SDA






An I²C write transaction consists of sending a START signal, 2 or 3 bytes of data (checking for a receiver acknowledge after each byte), and a STOP signal. The write data is supplied from a 24-bit register with bytes I2CDB0, I2CDB1, and I2CDB2. This 24-bit register is shifted left to provide data serially, with the MSB as the first bit. An I²C write occurs when the R/W bit in the I2CDB0[0] is set to a logical low. The system driver can select to write 2 or 3 bytes of data by selecting the appropriate value for I2CW3B bit.

An I²C read transaction consists of sending a START signal, 1 byte of data (checking for a receiver acknowledge), reading 1 data byte from the slave, sending the master NACK, and sending the STOP signal. The data read is shifted into the I2CDB2 register. An I²C read occurs when the R/W bit in the I2CDB0[0] is set to a logical one (Figure 33).

When the read or write operation is completed, Bt848 sends an interrupt over the PCI bus to the host controller. The status bit RACK will indicate whether the operation completed successfully with the correct number of slave acknowledges.

In the case where direct control of the I²C bus lines is desired, the Bt848 device driver can disable the I²C hardware control and can take software control of the SCL and SDA pins. This is useful in applications where the I²C bus is used for general purpose I/O or if a special type of I²C operation (such as multi-mastering) needs to be implemented.

Figure 33. I²C Typical Protocol Diagram



For detailed information on the I²C bus, refer to “*The I²C-Bus Reference Guide*,” reprinted by Brooktree.



JTAG Interface

Need for Functional Verification

As the complexity of imaging chips increases, the need to easily access individual chips for functional verification is becoming vital. The Bt848 has incorporated special circuitry that allows it to be accessed in full compliance with standards set by the Joint Test Action Group (JTAG). Conforming to IEEE P1149.1 “Standard Test Access Port and Boundary Scan Architecture,” the Bt848 has dedicated pins that are used for testability purposes only.

JTAG Approach to Testability

JTAG’s approach to testability utilizes boundary scan cells placed at each digital pin and digital interface (a digital interface is the boundary between an analog block and a digital block within the Bt848). All cells are interconnected into a boundary scan register that applies or captures test data to be used for functional verification of the integrated circuit. JTAG is particularly useful for board testers using functional testing methods.

JTAG consists of five dedicated pins comprising the Test Access Port (TAP). These pins are Test Mode Select (TMS), Test Clock (TCK), Test Data Input (TDI), Test Data Out (TDO) and Test Reset ($\overline{\text{TRST}}$). The $\overline{\text{TRST}}$ pin will reset the JTAG controller when pulled low at any time. Verification of the integrated circuit and its connection to other modules on the printed circuit board can be achieved through these five TAP pins. With boundary scan cells at each digital interface and pin, the Bt848 has the capability to apply and capture the respective logic levels. Since all of the digital pins are interconnected as a long shift register, the TAP logic has access and control of all the necessary pins to verify functionality. The TAP controller can shift in any number of test vectors through the TDI input and apply them to the internal circuitry. The output result is scanned out on the TDO pin and externally checked. While isolating the Bt848 from other components on the board, the user has easy access to all Bt848 digital pins and digital interfaces through the TAP and can perform complete functionality tests without using expensive bed-of-nails testers.

Optional Device ID Register

The Bt848 has the optional device identification register defined by the JTAG specification. This register contains information concerning the revision, actual part number, and manufacturers identification code specific to Brooktree. This register can be accessed through the TAP controller via an optional JTAG instruction. Refer to Table 13.

Verification with the Tap Controller


A variety of verification procedures can be performed through the TAP controller. With a set of four instructions, the Bt848 can verify board connectivity at all digital interfaces and pins. The instructions are accessible by using a state machine standard to all JTAG controllers and are: Sample/Preload, Extest, ID Code, and Bypass (see Figure 34). Refer to the IEEE P1149.1 specification for details concerning the Instruction Register and JTAG state machine.


Brooktree has created a BSDL with the AT&T BSD Editor. Should JTAG testing be implemented, a disk with an ASCII version of the complete BSDL file may be obtained by calling 1-800-2Bt Apps.

Table 13. Device Identification Register

Version	Part Number	Manufacturer ID
X X X X	0 0 0 0 0 0 1 1 0 1 0 1 0 0 0 0	0 0 0 1 1 0 1 0 1 1 0 1
0	0848, 0x0350	0x0D6
4 Bits	16 Bits	11 Bits

Figure 34. Instruction Register





PC BOARD LAYOUT CONSIDERATIONS


The layout should be optimized for lowest noise on the Bt848 power and ground lines by shielding the digital inputs/outputs and providing good decoupling. The lead length between groups of power and ground pins should be minimized to reduce inductive ringing.

Ground Planes

The ground plane area should encompass all Bt848 ground pins, voltage reference circuitry, power supply bypass circuitry for the Bt848, the analog input traces, any input amplifiers, and all the digital signal traces leading to the Bt848.

The Bt848 has digital grounds (GND) and analog grounds (AGND and VNEG). The layout for the ground plane should be such that the two planes are at the same electrical potential, but they should be isolated from each other in the areas surrounding the chip. Also, the return path for current should be through the digital plane. See Figure 35.

Figure 35. Example Ground Plane Layout





Power Planes The power plane area should encompass all Bt848 power pins, voltage reference circuitry, power supply bypass circuitry for the Bt848, the analog input traces, any input amplifiers, and all the digital signal traces leading to the Bt848.

The Bt848 has digital power (VDD) and analog power (VAA and VPOS). The layout for the power plane should be such that the two planes are at the same electrical potential, but they should be isolated from each other in the areas surrounding the chip. Also, the source path for current should be through the digital plane. This is the same layout as shown for the ground plane (Figure 35). When using a regulator, circuitry must be included to ensure proper power sequencing. The circuitry shown in Figure 36 should help in this regard.

Supply Decoupling The bypass capacitors should be installed with the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. These capacitors should also be placed as close as possible to the device.

Each group of VAA and VDD pins should have a 0.1 μ F ceramic bypass capacitor to ground, located as close as possible to the device.

Additionally, 10 μ F capacitors should be connected between the analog power and ground planes, as well as between the digital power and ground planes. These capacitors are at the same electrical potential, but provide additional decoupling by being physically close to the Bt848 power and ground planes. See Figure 37 for additional information about power supply decoupling.

Digital Signal Interconnect The digital signals of the Bt848 should be isolated as much as possible from the analog signals and other analog circuitry. Also, the digital signals should not overlay the analog power plane.

Any termination resistors for the digital signals should be connected to the regular PCB power and ground planes.

Analog Signal Interconnect Long lengths of closely-spaced parallel video signals should be avoided to minimize crosstalk. Ideally, there should be a ground line between the video signal traces driving the YIN and CIN inputs.

Also, high-speed TTL signals should not be routed close to the analog signals to minimize noise coupling.



Latch-up Avoidance

Latch-up is a failure mechanism inherent to any CMOS device. It is triggered by static or impulse voltages on any signal input pin exceeding the voltage on the power pins by more than 0.5 V, or falling below the GND pins by more than 0.5 V. Latch-up can also occur if the voltage on any power pin exceeds the voltage on any other power pin by more than 0.5 V.

In some cases, devices with mixed signal interfaces, such as the Bt848, can appear more sensitive to latch-up. In reality, this is not the case. However, mixed signal devices tend to interact with peripheral devices such as video monitors or cameras that are referenced to different ground potentials, or apply voltages to the device prior to the time that its power system is stable. This interaction sometimes creates conditions amenable to the onset of latch-up.

To maintain a robust design with the Bt848, the following precautions should be taken:

- Apply power to the device before or at the same time as the interface circuitry.
- Do not apply voltages below GND-0.5 V, or higher than VAA+0.5 V to any pin on the device. Do not use negative supply op-amps or any other negative voltage interface circuitry. All logic inputs should be held low until power to the device has settled to the specified tolerance.
- Connect all VDD, VAA and VPOS pins together through a low impedance plane.
- Connect all GND, AGND and VNEG pins together through a low impedance plane.

Figure 36. Optional Regulator Circuitry








Figure 37. Typical Power and Ground Connection Diagram and Parts List



Location	Description	Vendor Part Number
C1-4 ⁽¹⁾	0.1 µF ceramic capacitor	Erie RPE112Z5U104M50V
C5-8 ⁽²⁾	10 µF tantalum capacitor	Mallory CSR13G106KM

Notes: (1). A 0.1 µF capacitor should be connected **between each group** of power pins and ground as close to the device as possible, (ceramic chip capacitors are preferred).
 (2). The 10 µF capacitors should be connected between the analog supply and the analog ground, as well as the digital supply and the digital ground. These should be connected as close to the Bt848 as possible. These vendor numbers are listed only as a guide. Substitution of devices with similar characteristics will not affect the performance of the Bt848.



CONTROL REGISTER DEFINITIONS

Bt848 supports two types of address spaces. The configuration address space includes the pre-defined PCI configuration registers, while the memory address space includes all the local registers used by Bt848 to control the remaining portions of the device. Both the PCI configuration address space and the memory address space start at memory location 0x00. The PCI-based system distinguishes the two address spaces based on the Initialization Device Select, PCI address and command signals that are issued during the appropriate software commands.

PCI Configuration Space

The PCI configuration space defines the registers used to interface between the host and the PCI local bus. This section defines the organization of the registers within the 64 byte predefined header portion of the configuration space. Figure 38 shows the configuration space header. For details on the PCI bus, refer to the *PCI Local Bus Specification, Revision 2.1*.



Figure 38. PCI Configuration Space Header

31				16	15			0
Device ID				Vendor ID				0x00
Status				Command				0x04
Class Code						Revision ID		0x08
Reserved	Header Type 0	Latency Timer	Reserved					0x0C
Base Address 0 Register								0x10
Reserved								0x14
Reserved								0x18
Reserved								0x1C
Reserved								0x20
Reserved								0x24
Reserved								0x28
Reserved								0x2C
Reserved								0x30
Reserved								0x34
Reserved								0x38
Max_Lat	Min_Gnt	Interrupt Pin	Interrupt Line					0x3C

The Bt848 is a single-function device, and only supports type 0 configuration cycles. The configuration space registers are stored in dwords and defined by byte addresses. Therefore a register one byte in length can have a bit definition other than [7:0] (for example [31:24]), depending on its location in the configuration space. For a discussion on configuration cycle addressing, refer to Section 3.6.4.1 of the *PCI Local Bus Specification, Revision 2.1*.

The configuration space is accessible at all times even though it is not typically accessed during normal operation. These registers are normally accessed by the Power On Self Test (POST) code and by the device driver during initialization time. Software will however read the status register during normal operation when a PCI bus error occurs and is detected by Bt848.

The Configuration Space is accessed when the Initialization Device Select (ID-SEL) pin is high, and AD[1:0] = 00, otherwise the cycle is ignored. The configuration register addresses are each offset by 4, since AD[1:0] = 00.

Bt848 supports burst R/W cycles. Write operations to reserved, unimplemented, or read-only registers/bits complete normally with the data discarded. Read accesses to reserved or unimplemented registers/bits return a data value equal to zero.



Internal addressing of Bt848 registers occurs via AD[7:2] and the byte enable bits of the PCI bus. The 8-bit byte-address for each of the following register locations is {AD[7:2], 00}. As a single-function device, Bt848 ignores bits AD[10:8].

CardBus CIS Pointer and Subsystem ID/VendorID registers are not implemented in Bt848. User-definable features, BIST, Cache Line Size, and Expansion ROM Base Address register are also not supported.

The following types are used to specify how the Bt848 registers are implemented:

- ROx: Read only with default value = x
- RW: Read/Write. All bits initialized to 0 at \overline{RST} , unless otherwise stated.
- RW*: Same as RW, but data read may not be same as data written.
- RR: Same as RW, but **writing** a 1 resets corresponding bit location, writing 0 has no effect.



PCI Configuration Registers

Vendor and Device ID Register

PCI Configuration Header Location 0x00

Bits	Type	Default	Name	Description
[31:16]	RO	0x0350	Device ID (Bt848)	Identifies the particular device or Part ID Code: Bt848.
[15:0]	RO	0x109E	Vendor ID (Brooktree)	Identifies manufacturer of device, assigned by the PCI SIG.



Command and Status Register

PCI Configuration Header Location 0x04

The Command[15:0] register provides control over ability to generate and respond to PCI cycles. When a zero is written to this register, Bt848 is logically disconnected from the PCI bus except for configuration cycles. The unused bits in this register are set to a logical zero. The Status[31:16] register is used to record status information regarding PCI bus related events.

Bits	Type	Default	Name	Description
[31]	RR	0	Detected Parity Error	Set when a parity error is detected, in the address or data, regardless of the Parity Error Response control bit.
[30]	RR	0	Signaled System Error	Set when \overline{SERR} is asserted.
[29]	RR	0	Received Master Abort	Set when master transaction is terminated with Master Abort.
[28]	RR	0	Received Target Abort	Set when master transaction is terminated with Target Abort.
[27]	RR	0	Signaled Target Abort	Set when target terminates transaction with Target Abort. This occurs when detecting an address parity error.
[26:25]	RO	01	Address Decode Time	Responds with medium \overline{DEVSEL} timing.
[24]	RR	0	Data Parity Reported	A value of 1 indicates that the bus master asserted \overline{PERR} during a read transaction or observed \overline{PERR} asserted by target when writing data to target. The Parity Error Response bit in the command register must have been enabled.
[23]	RO	1	FB2B Capable	Target capable of fast back-to-back transactions.
[8]	RW	0	\overline{SERR} enable	A value of 1 enables the \overline{SERR} driver.
[6]	RW	0	Parity Error Response	A value of 1 enables parity error reporting.
[2]	RW	0	Bus Master	A value of 1 enables Bt848 to act as a bus initiator.
[1]	RW	0	Memory Space	A value of 1 enables response to Memory space accesses (target decode to memory mapped registers).



Revision ID and Class Code Register

PCI Configuration Header Location 0x08

Bits	Type	Default	Name	Description
[31:8]	RO	0x040000	Class Code	Bt848 is a multimedia video device.
[7:0]	RO	0x00	Revision ID	This is Bt848 Rev. A.

Latency Timer Register

PCI Configuration Header Location 0x0C

Bits	Type	Default	Name	Description
[15:8]	RW	0x00	Latency Timer	The number of PCI bus clocks for the latency timer used by the bus master. Once the latency expires, the master must initiate transaction termination as soon as \overline{GNT} is removed.

Note that bits [23:16] do return 0x00 indicating Bt848 is a single-function device and implements header type 0.

Base Address 0 Register

PCI Configuration Header Location 0x10

Bits	Type	Default	Name	Description
[31:12]	RW	Assigned by CPU at boot-up	Relocatable memory pointer	Determine the location of the registers in the 32-bit addressable memory space.
[11:0]	RO	0x008	Memory usage specification	Reserve 4 KB of memory-mapped address space for local registers. Address space is prefetchable without side effects.



Interrupt Line, Interrupt Pin, Min_Gnt, Max_Lat Register

PCI Configuration Header Location 0x3C

Bits	Type	Default	Name	Description
[31:25]	RO	0x28	Max_Lat	Require bus access every 8.5 μ S, at a minimum, in units of 250nS. Affects the desired settings for the latency timer value.
[24:16]	RO	0x10	Min_Gnt	Desire a minimum grant burst period of 4 μ S to empty data FIFO, in units of 250nS. Affects the desired settings for the latency timer value. Set for 128 dwords, with 0 wait states.
[15:8]	RO	0x01	Interrupt Pin	Bt848 interrupt pin is connected to $\overline{\text{INTA}}$, the only one usable by a single function device.
[7:0]	RW		Interrupt Line	The Interrupt Line register communicates interrupt line routing information between the POST code and the device driver. The POST code initializes this register with a value specifying to which input (IRQ) of the system interrupt controller the Bt848 interrupt pin is connected. Device drivers can use this value to determine interrupt priority and vector information.

Min_Gnt and Max_Lat values are dependent on target performance (TRDY) and video mode (scale factors and color format). These values were chosen for best case target (0 wait-state) and worst-case video delivery (full-resolution 32-bit RGB).



Local Registers

Bt848's local registers reside in the 4KB memory addressed space. All of the registers correspond to dwords or a subset thereof. The local registers may be written to or read through the PCI bus at any time. Internal addressing of the Bt848 local registers occurs via AD[11:2] and the byte enable bits of the PCI bus. The 8-bit byte-address for each of the following register locations is {AD[11:2], 0x00}. Any register may be written or read by any combination of the byte enables.

The data to/from the video decoder/scaler registers and VDFC will come from PCI byte lane 0 (AD[7:0]) only. If the upper byte lanes are enabled for reading, the data returned is zero. Thus each register is separated by a byte address offset of four. All non-used addresses are reserved locations and return an undefined value.

The scaling function needs to be controlled on a field basis to allow for different size/scaled images for preview and capture applications. All registers that affect scaling, translation, and capture on the input side of the FIFO provide for even and odd field values that switch automatically on the internal FIELD signal.



Device Status Register

Memory Mapped Location 0x000 – (DSTATUS)

Upon reset it is initialized to 0x00. COF is the least significant bit. The COF and LOF status bits hold their values until reset to their default values by writing to them. The other six bits do not hold their values, but continually output the status.

Bits	Type	Default	Name	Description
[7]	RW	0	PRES	Video Present Status. Video is determined as not present when an input sync is not detected in 31 consecutive line periods. 0 = Video not present. 1 = Video present.
[6]	RW	0	HLOC	Device in H-lock. If HSYNC is found within ± 1 clock cycle of the expected position of HSYNC for 32 consecutive lines, this bit is set to a logical 1. Once set, if HSYNC is not found within ± 1 clock cycle of the expected position of HSYNC for 32 consecutive lines, this bit is set to a logical 0. 0 = Device not in H-lock. 1 = Device in H-lock.
[5]	RW	0	FIELD	Field Status. This bit reflects whether an odd or even field is being decoded. 0 = Odd field. 1 = Even field.
[4]	RW	0	NUML	This bit identifies the number of lines found in the video stream. This bit is used to determine the type of video input to the Bt848. Thirty-two consecutive fields with the same number of lines is required before this status bit will change. 0 = 525 line format (NTSC / PAL-M). 1 = 625 line format (PAL / SECAM).
[3]	RW	0	CSEL	Crystal Select. This bit identifies which crystal port is selected. 0 = XTAL0 input selected. 1 = XTAL1 input selected.
[2]	RW	0	Reserved	This bit must be set to zero.
[1]	RW	0	LOF	Luma ADC Overflow. On power-up, this bit is set to 0. If an ADC overflow occurs, the bit is set to a logical 1. It is reset after being written to or a chip reset occurs.
[0]	RW	0	COF	Chroma ADC Overflow. On power-up, this bit is set to 0. If an ADC overflow occurs, the bit is set to a logical 1. It is reset after being written to or a chip reset occurs.



Input Format Register

Memory Mapped Location 0x004 – (IFORM)

Upon reset it is initialized to 0x58. FORMAT(0) is the least significant bit.

Bits	Type	Default	Name	Description
[7]	RW	0	HACTIVE	When using the Bt848 with a packed memory architecture, for example, with field memories, this bit should be programmed with a logical 1. When implementing a VRAM based architecture, program with a logical 0. 0 = Reset HACTIVE with HRESET 1 = Extend HACTIVE beyond HRESET
[6:5]	RW	10	MUXSEL	Used for software control of video input selection. The Bt848 can select between three composite video sources, or two composite and one S-video source. 00 = Reserved 01 = Select MUX2 input to MUXOUT 10 = Select MUX0 input to MUXOUT 11 = Select MUX1 input to MUXOUT
[4:3]	RW	11	XTSEL	If automatic format detection is required, logical 11 must be loaded. Logical 01 and 10 are used if software format selection is desired. 00 = Reserved 01 = Select XT0 input (only XT0 present) 10 = Select XT1 input (both XTs present) 11 = Auto XT select enabled (both XTs present)
[2:0]	RW	000	FORMAT	Automatic format detection may be enabled or disabled. The NUML bit is used to determine the input format when automatic format detection is enabled. 000 = Auto format detect enabled 001 = NTSC (M) input format 010 = Reserved 011 = PAL (B, D, G, H, I) input format 100 = PAL (M) input format 101 = PAL (N) input format 110 = SECAM input format 111 = Reserved



Temporal Decimation Register

Memory Mapped Location 0x008 – (TDEC)

Upon reset it is initialized to 0x00. DEC_RAT(0) is the least significant bit. This register enables temporal decimation by discarding a finite number of fields or frames from the incoming video.

Bits	Type	Default	Name	Description
[7]	RW	0	DEC_FIELD	Defines whether decimation is by fields or frames. 0 = Decimate frames. 1 = Decimate fields.
[6]	RW	0	FLDALIGN	This bit aligns the start of decimation with an even or odd field. 0 = Start decimation on the odd field (an odd field is the first field dropped). 1 = Start decimation on the even field (an even field is the first field dropped).
[5:0]	RW	000000	DEC_RAT	DEC_RAT is the number of fields or frames dropped out of 60 (NTSC) or 50 (PAL/SECAM) fields or frames. 0x00 value disables decimation (all video frames and fields are output).

MSB Cropping Register

Memory Mapped Location 0x00C – Even Field (E_CROP)

Memory Mapped Location 0x08C – Odd Field (O_CROP)

Upon reset it is initialized to 0x12. HACTIVE_MSB(0) is the least significant bit. See the VACTIVE, VDELAY, HACTIVE and HDELAY registers for descriptions on the operation of this register.

Bits	Type	Default	Name	Description
[7:6]	RW	00	VDELAY_MSB	The most significant two bits of vertical delay register.
[5:4]	RW	01	VACTIVE_MSB	The most significant two bits of vertical active register.
[3:2]	RW	00	HDELAY_MSB	The most significant two bits of horizontal delay register.
[1:0]	RW	10	HACTIVE_MSB	The most significant two bits of horizontal active register.



Vertical Delay Register, Lower Byte

Memory Mapped Location 0x010 – Even Field (E_VDELAY_LO)

Memory Mapped Location 0x090 – Odd Field (O_VDELAY_LO)

Upon reset it is initialized to 0x16. VDELAY_LO(0) is the least significant bit. This 8-bit register is the lower byte of the 10-bit VDELAY register. The two MSBs of VDELAY are contained in the CROP register. VDELAY defines the number of half lines between the trailing edge of VRESET and the start of active video.

Bits	Type	Default	Name	Description
[7:0]	RW	0x16	VDELAY_LO	The least significant byte of the vertical delay register.

Vertical Active Register, Lower Byte

Memory Mapped Location 0x014 – Even Field (E_VACTIVE_LO)

Memory Mapped Location 0x094 – Odd Field (O_VACTIVE_LO)

Upon reset it is initialized to 0xE0. VACTIVE_LO(0) is the least significant bit. This 8-bit register is the lower byte of the 10-bit VACTIVE register. The two MSBs of VACTIVE are contained in the CROP register. VACTIVE defines the number of lines used in the vertical scaling process.

Bits	Type	Default	Name	Description
[7:0]	RW	0xE0	VACTIVE_LO	The least significant byte of the vertical active register.

Horizontal Delay Register, Lower Byte

Memory Mapped Location 0x018 – Even Field (E_DELAY_LO)

Memory Mapped Location 0x098 – Odd Field (O_DELAY_LO)

Upon reset it is initialized to 0x78. HDELAY_LO(0) is the least significant bit. This 8-bit register is the lower byte of the 10-bit HDELAY register. The two MSBs of HDELAY are contained in the CROP register. HDELAY defines the number of scaled pixels between the falling edge of HRESET and the start of active video.

Bits	Type	Default	Name	Description
[7:0]	RW	0x78	HDELAY_LO	The least significant byte of the horizontal delay register. HACTIVE pixels will be output by the chip starting at the fall of HRESET.



Horizontal Active Register, Lower Byte

Memory Mapped Location 0x01C – Even Field (E_HACTIVE_LO)

Memory Mapped Location 0x09C – Odd Field (O_HACTIVE_LO)

Upon reset it is initialized to 0x80. HACTIVE_LO(0) is the least significant bit. HACTIVE defines the number of horizontal active pixels per line output by the Bt848. This 8-bit register is the lower byte of the 10-bit HACTIVE register. The two MSBs of HACTIVE are contained in the CROP register.

Bits	Type	Default	Name	Description
[7:0]	RW	0x80	HACTIVE_LO	The least significant byte of the horizontal active register.

Horizontal Scaling Register, Upper Byte

Memory Mapped Location 0x020 – Even Field (E_HSCALE_HI)

Memory Mapped Location 0x0A0 – Odd Field (O_HSCALE_HI)

Upon reset it is initialized to 0x02. This 8-bit register is the upper byte of the 16-bit HSCALE register.

Bits	Type	Default	Name	Description
[7:0]	RW	0x02	HSCALE_HI	The most significant byte of the horizontal scaling ratio.

Horizontal Scaling Register, Lower Byte

Memory Mapped Location 0x024 – Even Field (E_HSCALE_LO)

Memory Mapped Location 0x0A4 – Odd Field (O_HSCALE_LO)

Upon reset it is initialized to 0xAC. This 8-bit register is the lower byte of the 16-bit HSCALE register.

Bits	Type	Default	Name	Description
[7:0]	RW	0xAC	HSCALE_LO	The least significant byte of the horizontal scaling ratio.



Brightness Control Register

Memory Mapped Location 0x028 – (BRIGHT)

Bits	Type	Default	Name	Description
[7:0]	RW	0x00	BRIGHT	The brightness control involves the addition of a two's complement number to the luma channel. Brightness can be adjusted in 255 steps, from -128 to +127. The resolution of brightness change is one LSB (0.39% with respect to the full luma range).

BRIGHT

Hex Value	Binary Value	Brightness Changed By	
		Number of LSBs	Percent of Full Scale
0x80	1000 0000	-128	-50%
0x81	1000 0001	-127	-49.6%
.	.	.	
.	.	.	
0xFF	1111 1111	-01	-0.39%
0x00*	0000 0000*	00	0%
0x01	0000 0001	+01	+0.39%
.	.	.	
.	.	.	
0x7E	0111 1110	+126	+49.2%
0x7F	0111 1111	+127	+49.6%



Miscellaneous Control Register

Memory Mapped Location 0x02C – Even Field (E_CONTROL)

Memory Mapped Location 0x0AC – Odd Field (O_CONTROL)

Upon reset it is initialized to 0x20. SAT_V_MSB is the least significant bit.

Bits	Type	Default	Name	Description
[7]	RW	0	LNOTCH	This bit is used to include the luma notch filter. For monochrome video, the notch filter should not be used. This will output full bandwidth luminance. 0 = Enable the luma notch filter 1 = Disable the luma notch filter
[6]	RW	0	COMP	When COMP is set to logical one, the luma notch is disabled. When COMP is set to logical zero, the C ADC is disabled. 0 = Composite Video 1 = Y/C Component Video
[5]	RW	1	LDEC	The luma decimation filter is used to reduce the high-frequency component of the luma signal. Useful when scaling to CIF resolutions or lower. 0 = Enable luma decimation using selectable H filter 1 = Disable luma decimation
[4]	RW	0	CBSENSE	This bit controls whether the first pixel of a line is a Cb pixel or a Cr pixel. For example, if CBSENSE is low and HDELAY is an even number, the first active pixel output is a Cb pixel. If HDELAY is odd, CBSENSE may be programmed high to produce a Cb pixel as the first active pixel output. 0 = Normal Cb, Cr order 1 = Invert Cb, Cr order
[3]	RW	0	Reserved	This bit should only be written with a logical zero.
[2]	RW	0	CON_MSB	The most significant bit of the luma gain (contrast) value.
[1]	RW	0	SAT_U_MSB	The most significant bit of the chroma (u) gain value.
[0]	RW	0	SAT_V_MSB	The most significant bit of the chroma (v) gain value.



Luma Gain Register, Lower Byte

Memory Mapped Location 0x030 – (CONTRAST_LO)

Upon reset it is initialized to 0xD8. CONTRAST_LO(0) is the least significant bit.

Bits	Type	Default	Name	Description
[7:0]	RW	0xD8	CONTRAST_LO	The CON_L_MSB bit and the CONTRAST_LO register concatenate to form the 9-bit CONTRAST register. The value in this register is multiplied by the luminance value to provide contrast adjustment.

CONTRAST_LO The least significant byte of the luma gain (contrast) value.

Decimal Value	Hex Value	% of Original Signal
511	0x1FF	236.57%
510	0x1FE	236.13%
.	.	.
.	.	.
217	0x0D9	100.46%
216	0x0D8*	100.00%
.	.	.
.	.	.
128	0x080	59.26%
.	.	.
.	.	.
1	0x001	0.46%
0	0x000	0.00%



Chroma (U) Gain Register, Lower Byte

Memory Mapped Location 0x034 – (SAT_U_LO)

Upon reset it is initialized to 0xFE. SAT_U_LO(0) is the least significant bit. SAT_U_MSB in the CONTROL register, and SAT_U_LO concatenate to give a 9-bit register (SAT_U).

Bits	Type	Default	Name	Description
[7:0]	RW	0xFE	SAT_U_LO	This register is used to add a gain adjustment to the U component of the video signal. By adjusting the U and V color components of the video stream by the same amount, the saturation is adjusted.

SAT_U_LO

Decimal Value	Hex Value	% of Original Signal
511	0x1FF	201.18%
510	0x1FE	200.79%
.	.	.
.	.	.
255	0x0FF	100.39%
254	0x0FE*	100.00%
.	.	.
.	.	.
128	0x080	50.39%
.	.	.
.	.	.
1	0x001	0.39%
0	0x000	0.00%



Chroma (V) Gain Register, Lower Byte

Memory Mapped Location 0x038 – (SAT_V_LO)

Upon reset it is initialized to 0xB4. SAT_V_LO(0) is the least significant bit. SAT_V_MSB in the CONTROL register and SAT_V_LO concatenate to give a 9-bit register (SAT_V).

Bits	Type	Default	Name	Description
[7:0]	RW	0xB4	SAT_V_LO	This register is used to add a gain adjustment to the V component of the video signal. By adjusting the U and V color components of the video stream by the same amount, the saturation is adjusted.

SAT_V_LO

Decimal Value	Hex Value	% of Original Signal
511	0x1FF	283.89%
510	0x1FE	283.33%
.	.	.
.	.	.
181	0x0B5	100.56%
180	0x0B4*	100.00%
.	.	.
.	.	.
128	0x080	71.11%
.	.	.
.	.	.
1	0x001	0.56%
0	0x000	0.00%



Hue Control Register

Memory Mapped Location 0x03C – (HUE)

Upon reset it is initialized to 0x00. HUE(0) is the least significant bit. An asterisk indicates the default option.

Bits	Type	Default	Name	Description
[7:0]	RW	0x00	HUE	Hue adjustment involves the addition of a two's complement number to the demodulating subcarrier phase. Hue can be adjusted in 256 steps in the range -90° to $+89.3^\circ$, in increments of 0.7° .

HUE

Hex Value	Binary Value	Subcarrier Reference Changed By	Resulting Hue Changed By
0x80	1000 0000	-90°	$+90^\circ$
0x81	1000 0001	-89.3°	$+89.3^\circ$
.	.	.	.
.	.	.	.
0xFF	1111 1111	-0.7°	$+0.7^\circ$
0x00*	0000 0000*	00°	00°
0x01	0000 0001	$+0.7^\circ$	-0.7°
.	.	.	.
.	.	.	.
0x7E	0111 1110	$+88.6^\circ$	-88.6°
0x7F	0111 1111	$+89.3^\circ$	-89.3°



SC Loop Control Register

Memory Mapped Location 0x040 – Even Field (E_SCLOOP)

Memory Mapped Location 0x0C0 – Odd Field (O_SCLOOP)

Upon reset it is initialized to 0x00. Reserved(0) is the least significant bit.

Bits	Type	Default	Name	Description
[7]	RW	0	Reserved	Reserved for future use. Must be written with a zero.
[6]	RW	0	CAGC	This bit controls the Chroma AGC function. When enabled, Chroma AGC will compensate for non-standard chroma levels. The compensation is achieved by multiplying the incoming chroma signal by a value in the range of 0.5 to 2.0. 0 = Chroma AGC Disabled 1 = Chroma AGC Enabled
[5]	RW	0	CKILL	This bit determines whether the low color detector and removal circuitry is enabled. 0 = Low Color Detection and Removal Disabled 1 = Low Color Detection and Removal Enabled
[4:3]	RW	00	HFILT	These bits control the configuration of the optional 6-tap Horizontal Low-Pass Filter. The auto-format mode determines the appropriate low-pass filter based on the horizontal scaling ratio selected. The LDEC bit in the CONTROL register must be programmed to zero to use these filters. 00* = Auto Format. If auto format is selected when horizontally scaling between full resolution and half resolution, no filtering is selected. When scaling between one-half and one-quarter resolution, the CIF filter is used. When scaling between one-quarter and one-eighth resolution, the QCIF filter is used, and at less than one-eighth resolution, the ICON filter is used. 01 = CIF 10 = QCIF 11 = ICON
[2:0]	RW	00	Reserved	These bits must be set to zero.



Output Format Register

Memory Mapped Location 0x048 – (OFORM)

Upon reset it is initialized to 0x06. OES(0) is the least significant bit.

Bits	Type	Default	Name	Description
[7]	RW	0	RANGE	<p>Luma Output Range: This bit determines the range for the luminance output on the Bt848. The range must be limited when using the control codes as video timing.</p> <p>0 = Normal operation (Luma range 16–253, chroma range 2–253). Y=16 is black (pedestal). Cr, Cb=128 is zero color information.</p> <p>1 = Full-range Output (Luma range 0–255, chroma range 2–253) Y=0 is black (pedestal). Cr, Cb=128 is zero color information.</p>
[6:5]	RW	00	CORE	<p>Luma Coring: These bits control the coring value used by the Bt848. When coring is active and the total luminance level is below the limit programmed into these bits, the luminance signal is truncated to zero.</p> <p>00 = 0 no coring 01 = 8 10 = 16 11 = 32</p>
[4:0]	RW	00000	Reserved	These bits must be set to zero.



Vertical Scaling Register, Upper Byte

Memory Mapped Location 0x04C – Even Field (E_VSCALE_HI)

Memory Mapped Location 0x0CC – Odd Field (O_VSCALE_HI)

Upon reset it is initialized to 0x60.

Bits	Type	Default	Name	Description
[7]	RW	0	YCOMB	Luma Comb Enable: When enabled, the luma comb filter performs a weighted average on 2, 3, 4, or 5 lines of luminance data. The coefficients used for the average are fixed and no interpolation is performed. When disabled by a logical zero, filtering and full vertical interpolation is performed based upon the value programmed into the VSCALE register. 0* = Vertical low-pass filtering and vertical interpolation 1 = Vertical low-pass filtering only
[6]	RW	1	COMB	Chroma Comb Enable: This bit determines if the chroma comb is included in the data path. If enabled, a full line store is used to average adjacent lines of color information, reducing cross-color artifacts. 0 = Chroma comb disabled 1* = Chroma comb enabled
[5]	RW	1	INT	Interlace: This bit is programmed to indicate if the incoming video is interlaced or non-interlaced. For example, if using the full frame as input for vertical scaling, this bit should be programmed high. If using a single field for vertical scaling, this bit should be programmed low. 0 = Non-interlace VS 1* = Interlace VS
[4:0]	RW	00000	VSCALE_HI	Vertical Scaling Ratio: These five bits represent the most significant portion of the 13-bit vertical scaling ratio register.



Vertical Scaling Register, Lower Byte

Memory Mapped Location 0x050 – Even Field (E_VSCALE_LO)

Memory Mapped Location 0x0D0 – Odd Field (O_VSCALE_LO)

Upon reset it is initialized to 0x00.

Bits	Type	Default	Name	Description
[7:0]	RW	0x00	VSCALE_LO	Vertical Scaling Ratio: These eight bits represent the least significant byte of the 13-bit vertical scaling ratio register. They are concatenated with five bits in VSCALE_HI. The following equation should be used to determine the value for this register: $VSCALE = (0x10000 - \{ [(scaling_ratio) - 1] * 512 \}) \& 0x1FFF$

Test Control Register

Memory Mapped Location 0x054 – (TEST)

This control register is reserved for putting the part into test mode. Write operation to this register may cause undetermined behavior and should not be attempted. A read cycle from this register returns 0x01, and only a write of 0x01 is permitted.

AGC Delay Register

Memory Mapped Location 0x060 – (ADELAY)

Upon reset, it is initialized to 0x68.

Bits	Type	Default	Name	Description
[7:0]	RW	0x68	ADELAY	AGC gate delay for back-porch sampling. The following equation should be used to determine the value for this register: $ADELAY = (6.8 \mu S * 4 * F_{sc}) + 7$

Burst Delay Register

Memory Mapped Location 0x064 – (BDELAY)

Upon reset, it is initialized to 0x5D. BDELAY(0) is the least significant bit.

Bits	Type	Default	Name	Description
[7:0]	RW	0x5D	BDELAY	The burst gate delay for sub-carrier sampling. The following equation should be used to determine the value for this register: $BDELAY = (6.5 \mu S * 4 * F_{sc})$



ADC Interface Register

Memory Mapped Location 0x068 – (ADC)

Upon reset, it is initialized to 0x82. CRUSH is the least significant bit.

Bits	Type	Default	Name	Description
[7:6]	RW	10	Reserved	These bits should only be written with logical zeros.
[5]	RW	0	SYNC_T	This bit defines the voltage level below which the SYNC signal can be detected. 0 = Analog SYNCDET threshold high (~125 mV) 1 = Analog SYNCDET threshold low (~75 mV)
[4]	RW	0	AGC_EN	This bit controls the AGC function. If disabled REFOUT is not driven and an external reference voltage must be provided. If enabled, REFOUT is driven to control the A/D reference voltage. 0 = AGC Enabled 1 = AGC Disabled
[3]	RW	0	CLK_SLEEP	When this bit is at a logical one, the system clock is powered down, but the output clocks (CLKx1 and CLKx2) are still running, and the I ² C registers are still accessible. Recovery time is approximately one second. 0 = Normal Clock Operation 1 = Shut down the System Clock (Power Down)
[2]	RW	0	Y_SLEEP	This bit enables putting the luma ADC in sleep mode. 0 = Normal Y ADC operation 1 = Sleep Y ADC operation
[1]	RW	1	C_SLEEP	This bit enables putting the chroma ADC in sleep mode. 0 = Normal C ADC operation 1 = Sleep C ADC operation
[0]	RW	0	CRUSH	When the CRUSH bit is high (adaptive AGC), the gain control mechanism monitors the A/D's for overflow conditions. If an overflow is detected, the REFOUT voltage is increased, which increases the input voltage range on the A/D's. 0 = Non-adaptive AGC 1 = Adaptive AGC



Video Timing Control

Memory Mapped Location 0x6C – Even Field (E_VTC)

Memory Mapped Location 0xEC – Odd Field (O_VTC)

Upon reset, it is initialized to 0x00. VFILT(0) is the least significant bit.

Bits	Type	Default	Name	Description
[7]	RW	0	HSFMT	<p>This bit selects between a single-pixel-wide HRESET and the standard 64-clock-wide HRESET.</p> <p>0 = HRESET is 64 CLKx1 cycles wide 1 = HRESET is 1 pixel wide</p>
[6:2]	RW	00000	Reserved	These bits should only be written with a logical zero.
[1:0]	RW	00	VFILT	<p>These bits control the number of taps in the Vertical Scaling Filter. The number of taps must be chosen in conjunction with the horizontal scale factor to ensure the needed data does not overflow the internal FIFO.</p> <p>If the YCOMB bit in the VSCALE_HI register is a logical one, the following settings and equations apply:</p> <p>00* = 2-tap $\frac{1}{2}(1 + Z^{-1})$ See Note 1. 01 = 3-tap $\frac{1}{4}(1 + 2Z^{-1} + Z^{-2})$ See Note 2. 10 = 4-tap $\frac{1}{8}(1 + 3Z^{-1} + 3Z^{-2} + Z^{-3})$ See Note 3. 11 = 5-tap $\frac{1}{16}(1 + 4Z^{-1} + 6Z^{-2} + 4Z^{-3} + Z^{-4})$ See Note 3.</p> <p>If the YCOMB bit in the VSCALE_HI register is a logical zero, the following settings and equations apply:</p> <p>00* = 2-tap interpolation only. See Note 1. 01 = 2-tap $\frac{1}{2}(1 + Z^{-1})$ and 2-tap interpolation. See Note 2. 10 = 3-tap $\frac{1}{4}(1 + 2Z^{-1} + Z^{-2})$ and 2-tap interpolation. See Note 3. 11 = 4-tap $\frac{1}{8}(1 + 3Z^{-1} + 3Z^{-2} + Z^{-3})$ and 2-tap interpolation. See Note 3.</p> <p>Note 1: Available at all resolutions. Note 2: Only available if scaling to less than 385 horizontal active pixels (CIF or smaller). Note 3: Only available if scaling to less than 193 horizontal active pixels (QCIF or smaller).</p>



Software Reset Register

Memory Mapped Location 0x07C – (SRESET)

This command register can be written at any time. Read cycles to this register return an undefined value. A data write cycle to this register resets the video decoder and scaler registers of Bt848 to the default state. Writing any data value into this address resets the device.

Color Format Register

Memory Mapped Location 0x0D4 – (COLOR_FMT)

Bits	Type	Default	Name	Description
[7:4]	RW	0000	COLOR_ODD	Odd Field Color Format 0000 = RGB32 0001 = RGB24 0010 = RGB16 0011 = RGB15 0100 = YUY2 4:2:2 0101 = BtYUV 4:1:1 0110 = Y8 0111 = RGB8 (Dithered) 1000 = YCrCb 4:2:2 Planar 1001 = YCrCb 4:1:1 Planar 1010 = Reserved 1011 = Reserved 1100 = Reserved 1101 = Reserved 1110 = Raw 8X Data 1111 = Reserved
[3:0]	RW	0000	COLOR_EVEN	Even Field Color Format 0000 = RGB32 0001 = RGB24 0010 = RGB16 0011 = RGB15 0100 = YUY2 4:2:2 0101 = BtYUV 4:1:1 0110 = Y8 0111 = RGB8 (Dithered) 1000 = YCrCb 4:2:2 Planar 1001 = YCrCb 4:1:1 Planar 1010 = Reserved 1011 = Reserved 1100 = Reserved 1101 = Reserved 1110 = Raw 8X Data 1111 = Reserved



Color Control Register

Memory Mapped Location 0x0D8 – (COLOR_CTL)

A value of 1 enables byte swapping of data entering the FIFO. B3[31:24] swapped with B2[23:16] AT A B1[15:8] swapped with B0[7:0].

Bits	Type	Default	Name	Description
[7]	RW	0	EXT_FRMRATE	When the GPIO port is in SPI-16 input mode then this bit supplies NTSC(0)/PAL(1) which selects the gamma ROM.
[6]	RW	0	COLOR_BARS	A value of 1 enables a color bars pattern at the input of the VDFC block.
[5]	RW	0	RGB_DED	A value of 0 enables error diffusion for RGB16/RGB15 modes. A value of 1 disables it.
[4]	RW	0	GAMMA	A value of 0 enables gamma correction removal. The inverse gamma correction factor of 2.2 or 2.8 is applied and auto-selected by the respective mode NTSC/PAL. A value of 1 disables gamma correction removal.
[3]	RW	0	WSWAP_ODD	WordSwap Odd Field. A value of 1 enables word swapping of data entering the FIFO. W2[31:16] swapped with W0[15:0]
[2]	RW	0	WSWAP_EVEN	WordSwap Even Field. A value of 1 enables word swapping of data entering the FIFO. W2[31:16] swapped with W0[15:0]
[1]	RW	0	BSWAP_ODD	ByteSwap Odd Field. A value of 1 enables byte swapping of data entering the FIFO. B3[31:24] swapped with B2[23:16] and B1[15:8] swapped with B0[7:0]
[0]	RW	0	BSWAP_EVEN	ByteSwap Even Field. A value of 1 enables byte swapping of data entering the FIFO. B3[31:24] swapped with B2[23:16] and B1[15:8] swapped with B0[7:0]



Capture Control

Memory Mapped Location 0x0DC – (CAP_CTL)

Bits	Type	Default	Name	Description
[7:5]	RW	000	Reserved	These bits should only be written with a logical zero.
[4]	RW	0	DITH_FRAME	0 = Dither matrix applied to consecutive lines in a field. 1 = Full frame mode.
[3]	RW	0	CAPTURE_VBI_ODD	A value of 1 enables VBI data to be captured into the FIFO during the odd field.
[2]	RW	0	CAPTURE_VBI_EVEN	A value of 1 enables VBI data to be captured into the FIFO during the even field.
[1]	RW	0	CAPTURE_ODD	A value of 1 enables odd capture, allows VDFC to write data to FIFOs during the odd field.
[0]	RW	0	CAPTURE_EVEN	A value of 1 enables even capture, allows VDFC to write data to FIFOs during the even field.

VBI Packet Size

Memory Mapped Location 0x0E0 – (VBI_PACK_SIZE)

Bits	Type	Default	Name	Description
[7:0]	RW	0x00	VBI_PKT_LO	Lower 8 bits for the number of raw data DWORDS (four 8-bit samples) to capture while in VBI capture mode.

VBI Packet Size / Delay

Memory Mapped Location 0x0E4 – (VBI_PACK_DEL)

Bits	Type	Default	Name	Description
[7:2]	RW	000000	VBI_HDELAY	The number of CLKx1's to delay from the trailing edge of HRESET before starting VBI line capture.
[1]	RW	0	EXT_FRAME	A value of 1 extends the frame output capture region to include the 10 lines prior to the default VACTIVE region.
[0]	RW	0	VBI_PKT_HI	Upper bit for the number of raw data DWORDS (four 8-bit samples) to capture while in VBI capture mode.



Interrupt Status

Memory Mapped Location 0x100 – (INT_STAT)

This register provides status of pending interrupt conditions. To clear the interrupts, read this register, then write the same data back. A 1 in the write data clears the particular register bit. The interrupt /status bits can be polled at any time.

Bits	Type	Default	Name	Description
[31:28]	RO		RISCS	Set when RISC status set bits are set in the RISC instruction. Reset when RISC status reset bits are set. Status only, no interrupt.
[27]	RO		RISC_EN	A value of 0 indicates the DMA controller is currently disabled. Status only, no interrupt.
[26]	RO		Reserved	
[25]	RO		RACK	Set when I ² C operation is completed successfully. Otherwise, if the receiver does not acknowledge, then this bit will be reset when I2CDONE is set. Status only, no interrupt.
[24]	RO		FIELD	0 = Odd field, 1 = Even field. Status only, no interrupt.
[23:20]	RO	0000	Reserved	
[19]	RR	0	SCERR	Set when the DMA EOL sync counter overflows. This is a severe error which requires the software to restart the field capture process. Also set when SYNC codes do not match in the data/instruction streams.
[18]	RR	0	OCERR	Set when the DMA controller detects a reserved/unused opcode in the instruction sequence, or reserved/unused sync status in a SYNC instruction. In general, this includes any detected RISC instruction error.
[17]	RR	0	PABORT	Set whenever the initiator receives a MASTER or TARGET ABORT.
[16]	RR	0	RIPERR	Set when a data parity error is detected (Parity Error Response must be set) while the initiator is reading RISC instructions. RISC_ENABLE is reset by the target to stop the DMA immediately.
[15]	RR	0	PPER	Set when a parity error is detected on the PCI bus for any of the transactions, R/W, address/data phases, initiator/target, issued/sampled \overline{PPER} regardless of the Parity Error Response bit. All parity errors are serious except for data written to display.
[14]	RR	0	FDSR	FIFO Data Stream Resynchronization occurred. The number of pixels, lines, or modes passing through FIFO does not match RISC program expectations.
[13]	RR	0	FTRGT	Set when a pixel data FIFO overrun condition results in the master, terminating the transaction due to excessive target latency.



Bits	Type	Default	Name	Description
[12]	RR	0	FBUS	Set when a pixel data FIFO overrun condition is being handled by dropping as many DWORDs as needed, indicating bus access latencies are long.
[11]	RR	0	RISCI	Set when the IRQ bit in the RISC instruction is set.
[10]	RO	0	Reserved	
[9]	RR	0	GPINT	Set upon the programmable edge or level of the GPINTR pin.
[8]	RR	0	I2CDONE	Set when an I ² C read or write operation has completed.
[7:6]	RO	0	Reserved	
[5]	RR	0	VPRES	Set when the analog video signal input changes from present to absent or vice versa.
[4]	RR	0	HLOCK	Set if the horizontal lock condition changes on incoming video.
[3]	RR	0	OFLOW	Set when an overflow is detected in the luma or chroma ADCs.
[2]	RR	0	HSYNC	Set when the analog input begins a new video line, or at the GPIO HRESET leading edge.
[1]	RR	0	VSYNC	Set when FIELD changes on the analog input or GPIO input.
[0]	RR	0	FMTCHG	Set when a video format change is detected, i.e. the analog input changes from NTSC to PAL or vice versa.

Interrupt Mask

Memory Mapped Location 0x104 – (INT_MASK)

Bits	Type	Default	Name	Description
[23:0]	RW	0x000000		A value of 1 enables the interrupt bit. The bits correspond to the same bits in the Interrupt Status register. Unmasking a bit may generate an interrupt immediately due to a previously pending condition. The PCI INTA is level sensitive. It remains asserted until the device driver clears or masks the pending request.



RISC Program Counter

Memory Mapped Location 0x120 – (RISC_COUNT)

Bits	Type	Default	Name	Description
[31:0]	RO		RISC_PC	The current value of the RISC program counter. This may be slightly ahead of the current instruction due to pre-fetching instructions into the queue.

RISC Program Start Address

Memory Mapped Location 0x114 – (RISC_STRT_ADD)

Bits	Type	Default	Name	Description
[31:0]	RW	0x00000000	RISC_IPC	Base address for the RISC program. Standard 32-bit memory space byte address, although the software must DWORD align by setting the lowest two bits to 00. The DMA controller begins executing pixel instructions at this address when RISC_ENABLE is set, i.e. the RISC program counter is loaded with this pointer at the rising edge of RISC_ENABLE.



GPIO and DMA Control

Memory Mapped Location 0x10C – (GPIO_DMA_CTL)

Bits	Type	Default	Name	Description
[15]	RW	0	GPINTC	A value of 0 selects the direct non-inv/inv input from GPINTR to go to the interrupt status register. A value of 1 selects the rising edge detect of the GPINTI programmed input.
[14]	RW	0	GPINTI	A value of 1 inverts the input from the GPINTR pin immediately after the input buffer.
[13]	RW	0	GPWEC	A value of 0 enables GPIO inputs to be registered upon the rising edge of GPWE. A value of 1 enables GPIO inputs to be registered upon the falling edge of GPWE.
[12:11]	RW	00	GPIOMODE	00 = Normal GPIO port. See the GPIO section for overriding conditions. 01 = Synchronous Pixel Interface output mode. 10 = Synchronous Pixel Interface input mode. 11 = Reserved.
[10]	RW	0	GPCLKMODE	A value of 1 enables CLKx1 to be output on GPCLK. A value of 0 disables the output and enables GPCLK to supply the internal pixel clock during SPI-16 input mode, otherwise this pin is assumed to be inactive.
[9:8]	RW	00	Reserved	This bit should only be written with a logical zero.
[7:6]	RW	00	PLTP23	Planar mode trigger point for FIFO2 and FIFO3. 00 = 4 DWORDs 01 = 8 DWORDs 10 = 16 DWORDs 11 = 32 DWORDs
[5:4]	RW	00	PLTP1	Planar mode trigger point for FIFO1. 00 = 4 DWORDs 01 = 8 DWORDs 10 = 16 DWORDs 11 = 32 DWORDs
[3:2]	RW	00	PKTP	Packed mode FIFO Trigger Point. The number of DWORDs in the FIFOs in total before the DMA controller begins to burst data onto the PCI bus. 00 = 4 DWORDs 01 = 8 DWORDs 10 = 16 DWORDs 11 = 32 DWORDs
[1]	RW	0	RISC_ENABLE	A value of 1 enables the DMA controller to process pixel dataflow instructions beginning at the RISC program start address.
[0]	RW	0	FIFO_ENABLE	A value of 1 enables the data FIFO, while 0 flushes or resets it.



GPIO Output Enable Control

Memory Mapped Location 0x118 – (GPIO_OUT_EN)

Bits	Type	Default	Name	Description
[23:0]	RW	0X000000	GPOE	Writes to this register provide data to the output buffer enables. A value of 1 enables the driver.

GPIO Registered Input Control

Memory Mapped Location 0x11C – (GPIO_REG_INP)

Bits	Type	Default	Name	Description
[23:0]	RW	0X000000	GPIE	Writes to this register provide data to the mux selects on the input buffers. A value of 0 selects the direct input data to be read for GPDATA. A value of 1 selects the registered input for GPDATA. Data on the GPIO pins is registered upon the programmable edge of GPWE.

GPIO Data I/O

Memory Mapped Location 0x200–0x2FF – (GPIO_DATA)

Bits	Type	Default	Name	Description
[23:0]	RW*		GPDATA	Writes to this register provide data to the output buffers. Read data is from the input buffer. Data from this register can only be read if output enables are set and GPIOMODE is set to normal.




I²C Data/Control

Memory Mapped Location 0x110

Bits	Type	Default	Name	Description
[31:24]	RW*		I2CDB0	First byte sent in an I ² C transaction. Typically this will be the base or chip 7-bit address and the R/W bit.
[23:16]	RW*		I2CDB1	Second byte sent in an I ² C write transaction, usually a sub-address.
[15:8]	RW*		I2CDB2	Third byte sent in an I ² C write transaction, usually the data byte. After a read transaction, this byte register will contain the data read from the slave.
[7:4]	RW	00000	I2CDIV	Programmable divider after PCI clock/16 for SDA/SCL bit stream generation. This value must be set to zero for software mode.
[3]	RW	0	I2CSYNC	A value of 1 enables bit-level clock synchronization which allows the slave to insert wait states.
[2]	RW	0	I2CW3B	A value of 0 indicates a write transaction is to consist of sending two bytes I2CDB(0–1), while a value of 1 indicates a 3-byte write transmission.
[1]	RW*	1	I2CSCL	A value of 1 releases the SCL output, and a 0 forces the SCL output low. This bit must be set to a 1 during hardware mode. This override is for direct software control of the bus. Reading this bit provides access to the buffered SCL input pin.
[0]	RW*	1	I2CSDA	A value of 1 releases the SDA output, and a 0 forces the SDA output low. This bit must be set to a 1 during hardware mode. This override is for direct software control of the bus. Reading this bit provides access to the buffered SDA input pin.

The data bytes can be read back after writing if I2CDIV is set to 0 (software drive mode). Otherwise, since the register will be in shift mode during I2C circuit mode, the read data will be different from the data written to the register. The data read from the slave will be stable after issuing a read slave transaction and I2CDONE is set.



PARAMETRIC INFORMATION

DC Electrical Parameters

Table 14. Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
Power Supply — Analog	V_{AA}, V_{POS}	4.75	5.00	5.25	V
Power Supply — Digital	V_{DD}, V_{DDP}, V_{DDG}	4.75	5.00	5.25	V
Maximum $\Delta V_{DD} - V_{AA} $				0.5	V
MUX0, MUX1 and MUX2 Input Range (AC coupling required)		0.5	1.00	2.00	V
YIN, CIN Amplitude Range (AC coupling required)		0.5	1.00	2.00	V
Ambient Operating Temperature	T_A	0		+70	°C

Table 15. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units
V_{AA} (measured to AGND)	V_{AA}, V_{POS}		7.00	V
V_{DD} (measured to GND)	V_{DD}, V_{DDP}, V_{DDG}		7.00	V
Voltage on any signal pin ⁽¹⁾		DGND – 0.5	$V_{DD} + 0.5$	V
Analog Input Voltage		AGND – 0.5	$V_{AA} + 0.5$	V
Ambient Operating Temperature	T_A	0	+70	°C
Storage Temperature	T_S	–65	+150	°C
Junction Temperature	T_J		+125	°C
Vapor Phase Soldering (15 Seconds)	T_{VSOL}		+220	°C

Notes: (1). Stresses above those listed may cause permanent damage to the device. This is a stress rating only, and functional operation at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- This device employs high-impedance CMOS devices on all signal pins. It must be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V or drops below ground by more than 0.5 V can induce destructive latchup.



Table 16. DC Characteristics

Parameter	Symbol	Min	Typ	Max	Units
Digital Inputs					
PCI Inputs					
Input High Voltage (TTL)	V_{IH}	2.0		$V_{DDP} + 0.5$	V
Input Low Voltage (TTL)	V_{IL}	-0.5		0.8	V
GPIO/I ² C					
Input High Voltage	V_{IH}	2.0		$V_{DDG} + 0.5$	V
Input Low Voltage	V_{IL}	-0.5		0.8	V
Input High Voltage (XT0I, XT1I)	V_{IH}	3.5		$V_{DDP} + 0.5$	V
Input Low Voltage (XT0I, XT1I)	V_{IL}	GND - 0.5		1.5	V
Input High Current ($V_{IN}=2.7$ V)	I_{IH}			70	μ A
Input Low Current ($V_{IN}=0.5$ V)	I_{IL}			-70	μ A
Input Capacitance ($f=1$ MHz, $V_{IN}=2.4$ V)	C_{IN}		5		pF
Digital Outputs					
PCI Outputs					
Output High Voltage ($I_{OH} = -2$ mA)	V_{OH}	2.4		V_{DDP}	V
Output Low Voltage ($I_{OL} = 6$ mA)	V_{OL}			0.55	V
GPIO/I ² C					
Output High Voltage ($I_{OH} = -400$ μ A)	V_{OH}	2.4		V_{DDG}	V
Output Low Voltage ($I_{OL} = 3.2$ mA)	V_{OL}			0.4	V
3-State Current	I_{OZ}			10	μ A
Output Capacitance	C_O		5		pF
Analog Pin Input Capacitance	C_A		5		pF



AC Electrical Parameters

Table 17. Clock Timing Parameters

Parameter	Symbol	Min	Typ	Max	Units
NTSC: $8 \cdot F_{SC}$ Rate (50 PPM source required)	F_{S2}		28.636363		MHz
PAL: $8 \cdot F_{SC}$ Rate (50 PPM source required)	F_{S2}		35.468950		MHz
XT0 and XT1 Inputs:					
Cycle Time	1	28.2			ns
High Time	2	12			ns
Low Time	3	12			ns

Figure 39. Clock Timing Diagram




Table 18. GPIO Timing Parameters

Parameter	Symbol	Min	Typ	Max	Units
NTSC: $4 \cdot F_{SC}$ Rate	F_{S1}		14.318181		MHz
PAL: $4 \cdot F_{SC}$ Rate	F_{S1}		17.734475		MHz
GPCLK Duty Cycle		45		55	%
GPCLK to Data Delay	4	2		10	ns
Data/Control Setup to GPCLK	5	5			ns
Data/Control Hold to GPCLK	6	5			ns
GPCLK Input:					
Cycle Time	7	56.4			ns
High Time	8	24			ns
Low Time	9	24			ns

Figure 40. GPIO Timing Diagram






Table 19. Power Supply Current Parameters

Parameter	Symbol	Min	Typ	Max	Units	
Supply Current V _{AA} =V _{DD} =5.0V, F _{S2} =28.64 MHz, T=25°C	I		tdb		mA	
V _{AA} =V _{DD} =5.25V, F _{S2} =35.47 MHz, T=70°C				tdb	mA	
V _{AA} =V _{DD} =5.25V, F _{S2} =35.47 MHz, T=0°C					tdb	mA
Supply Current, Power Down				tdb		mA

Table 20. JTAG Timing Parameters

Parameter	Symbol	Min	Typ	Max	Units
TMS, TDI Setup Time	10		10		ns
TMS, TDI Hold Time	11		10		ns
TCK Asserted to TDO Valid	12		60		ns
TCK Asserted to TDO Driven	13		5		ns
TCK Negated to TDO Three-stated	14		80		ns
TCK Low Time	15	25			ns
TCK High Time	16	25			ns

Figure 41. JTAG Timing Diagram




Table 21. Decoder Performance Parameters


Parameter	Symbol	Min	Typ	Max	Units
Horizontal Lock Range				±7	% of Line Length
Fsc, Lock-in Range		±800			Hz
Gain Range		-6		6	dB

Note: Test conditions (unless otherwise specified): “Recommended Operating Conditions.” TTL input values are 0–3 V, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for digital inputs and outputs. Pixel and control data loads ≤ 30 pF and ≥ 10 pF. GPCLK load ≤ 50 pF. See PCI specification revision 2.1 for PCI timing parameters.



Package Mechanical Drawing

Figure 42. 160-pin PQFP Package Mechanical Drawing



Datasheet Revision History

Table 22. Bt848 Datasheet Revision History

Revision	Date	Change	Description
Rev A.	2/15/96		Initial Release

Brooktree®

Brooktree Corporation
9868 Scranton Road
San Diego, CA 92121-3707
(619) 452-7580
1(800) 2-BT-APPS
FAX: (619) 452-1249
Internet: apps@brooktree.com
L84801 Rev. A



printed on
recycled paper